OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [gdb-5.3/] [sim/] [common/] [sim-endian.c] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1181 sfurman
/* The common simulator framework for GDB, the GNU Debugger.
2
 
3
   Copyright 2002 Free Software Foundation, Inc.
4
 
5
   Contributed by Andrew Cagney and Red Hat.
6
 
7
   This file is part of GDB.
8
 
9
   This program is free software; you can redistribute it and/or modify
10
   it under the terms of the GNU General Public License as published by
11
   the Free Software Foundation; either version 2 of the License, or
12
   (at your option) any later version.
13
 
14
   This program is distributed in the hope that it will be useful,
15
   but WITHOUT ANY WARRANTY; without even the implied warranty of
16
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
17
   GNU General Public License for more details.
18
 
19
   You should have received a copy of the GNU General Public License
20
   along with this program; if not, write to the Free Software
21
   Foundation, Inc., 59 Temple Place - Suite 330,
22
   Boston, MA 02111-1307, USA.  */
23
 
24
 
25
#ifndef _SIM_ENDIAN_C_
26
#define _SIM_ENDIAN_C_
27
 
28
#include "sim-basics.h"
29
#include "sim-assert.h"
30
#include "sim-io.h"
31
 
32
 
33
#if !defined(_SWAP_1)
34
#define _SWAP_1(SET,RAW) SET (RAW)
35
#endif
36
 
37
#if !defined(_SWAP_2) && (WITH_HOST_BYTE_ORDER == LITTLE_ENDIAN) && defined(htons)
38
#define _SWAP_2(SET,RAW) SET htons (RAW)
39
#endif
40
 
41
#ifndef _SWAP_2
42
#define _SWAP_2(SET,RAW) SET (((RAW) >> 8) | ((RAW) << 8))
43
#endif
44
 
45
#if !defined(_SWAP_4) && (WITH_HOST_BYTE_ORDER == LITTLE_ENDIAN) && defined(htonl)
46
#define _SWAP_4(SET,RAW) SET htonl (RAW)
47
#endif
48
 
49
#ifndef _SWAP_4
50
#define _SWAP_4(SET,RAW) SET (((RAW) << 24) | (((RAW) & 0xff00) << 8) | (((RAW) & 0xff0000) >> 8) | ((RAW) >> 24))
51
#endif
52
 
53
#ifndef _SWAP_8
54
#define _SWAP_8(SET,RAW) \
55
  union { unsigned_8 dword; unsigned_4 words[2]; } in, out; \
56
  in.dword = RAW; \
57
  _SWAP_4 (out.words[0] =, in.words[1]); \
58
  _SWAP_4 (out.words[1] =, in.words[0]); \
59
  SET out.dword;
60
#endif
61
 
62
#ifndef _SWAP_16
63
#define _SWAP_16(SET,RAW) \
64
  union { unsigned_16 word; unsigned_4 words[4]; } in, out; \
65
  in.word = (RAW); \
66
  _SWAP_4 (out.words[0] =, in.words[3]); \
67
  _SWAP_4 (out.words[1] =, in.words[2]); \
68
  _SWAP_4 (out.words[2] =, in.words[1]); \
69
  _SWAP_4 (out.words[3] =, in.words[0]); \
70
  SET out.word;
71
#endif
72
 
73
 
74
#define N 1
75
#include "sim-n-endian.h"
76
#undef N
77
 
78
#define N 2
79
#include "sim-n-endian.h"
80
#undef N
81
 
82
#define N 4
83
#include "sim-n-endian.h"
84
#undef N
85
 
86
#define N 8
87
#include "sim-n-endian.h"
88
#undef N
89
 
90
#define N 16
91
#include "sim-n-endian.h"
92
#undef N
93
 
94
 
95
INLINE_SIM_ENDIAN\
96
(unsigned_8)
97
sim_endian_split_16 (unsigned_16 word, int w)
98
{
99
  if (CURRENT_HOST_BYTE_ORDER == LITTLE_ENDIAN)
100
    {
101
      return word.a[1 - w];
102
    }
103
  else
104
    {
105
      return word.a[w];
106
    }
107
}
108
 
109
 
110
INLINE_SIM_ENDIAN\
111
(unsigned_16)
112
sim_endian_join_16 (unsigned_8 h, unsigned_8 l)
113
 
114
{
115
  unsigned_16 word;
116
  if (CURRENT_HOST_BYTE_ORDER == LITTLE_ENDIAN)
117
    {
118
      word.a[0] = l;
119
      word.a[1] = h;
120
    }
121
  else
122
    {
123
      word.a[0] = h;
124
      word.a[1] = l;
125
    }
126
  return word;
127
}
128
 
129
 
130
 
131
#endif /* _SIM_ENDIAN_C_ */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.