OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [gdb-5.3/] [sim/] [igen/] [gen-icache.h] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1181 sfurman
/* The IGEN simulator generator for GDB, the GNU Debugger.
2
 
3
   Copyright 2002 Free Software Foundation, Inc.
4
 
5
   Contributed by Andrew Cagney.
6
 
7
   This file is part of GDB.
8
 
9
   This program is free software; you can redistribute it and/or modify
10
   it under the terms of the GNU General Public License as published by
11
   the Free Software Foundation; either version 2 of the License, or
12
   (at your option) any later version.
13
 
14
   This program is distributed in the hope that it will be useful,
15
   but WITHOUT ANY WARRANTY; without even the implied warranty of
16
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
17
   GNU General Public License for more details.
18
 
19
   You should have received a copy of the GNU General Public License
20
   along with this program; if not, write to the Free Software
21
   Foundation, Inc., 59 Temple Place - Suite 330,
22
   Boston, MA 02111-1307, USA.  */
23
 
24
 
25
/* Output code to manipulate the instruction cache: either create it
26
   or reference it */
27
 
28
typedef enum
29
{
30
  declare_variables,
31
  define_variables,
32
  undef_variables,
33
}
34
icache_decl_type;
35
 
36
typedef enum
37
{
38
  do_not_use_icache = 0,
39
  get_values_from_icache = 0x1,
40
  put_values_in_icache = 0x2,
41
  both_values_and_icache = 0x3,
42
}
43
icache_body_type;
44
 
45
extern void print_icache_body
46
  (lf *file,
47
   insn_entry * instruction,
48
   opcode_bits *expanded_bits,
49
   cache_entry *cache_rules,
50
   icache_decl_type what_to_declare,
51
   icache_body_type what_to_do, int nr_prefetched_words);
52
 
53
 
54
/* Output an instruction cache decode function */
55
 
56
extern void print_icache_declaration
57
  (lf *file,
58
   insn_entry * insn,
59
   opcode_bits *expanded_bits,
60
   insn_opcodes *opcodes, int nr_prefetched_words);
61
 
62
extern void print_icache_definition
63
  (lf *file,
64
   insn_entry * insn,
65
   opcode_bits *expanded_bits,
66
   insn_opcodes *opcodes, cache_entry *cache_rules, int nr_prefetched_words);
67
 
68
 
69
/* Output an instruction cache support function */
70
 
71
extern function_entry_handler print_icache_internal_function_declaration;
72
extern function_entry_handler print_icache_internal_function_definition;
73
 
74
 
75
/* Output the instruction cache table data structure */
76
 
77
extern void print_icache_struct
78
  (lf *file, insn_table *instructions, cache_entry *cache_rules);
79
 
80
 
81
/* Output a single instructions decoder */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.