OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [gdb-5.3/] [sim/] [mips/] [Makefile.in] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1181 sfurman
#    Makefile template for Configure for the MIPS simulator.
2
#    Written by Cygnus Support.
3
 
4
## COMMON_PRE_CONFIG_FRAG
5
 
6
srcdir=@srcdir@
7
srcroot=$(srcdir)/../../
8
 
9
# Object files created by various simulator generators.
10
 
11
 
12
SIM_IGEN_OBJ = \
13
        support.o \
14
        itable.o \
15
        semantics.o \
16
        idecode.o \
17
        icache.o \
18
        @mips_igen_engine@ \
19
        irun.o \
20
 
21
 
22
SIM_M16_OBJ = \
23
        m16_support.o \
24
        m16_semantics.o \
25
        m16_idecode.o \
26
        m16_icache.o \
27
        \
28
        m32_support.o \
29
        m32_semantics.o \
30
        m32_idecode.o \
31
        m32_icache.o \
32
        \
33
        itable.o \
34
        m16run.o \
35
 
36
 
37
MIPS_EXTRA_OBJS = @mips_extra_objs@
38
MIPS_EXTRA_LIBS = @mips_extra_libs@
39
 
40
SIM_OBJS = \
41
        $(SIM_@sim_gen@_OBJ) \
42
        $(SIM_NEW_COMMON_OBJS) \
43
        $(MIPS_EXTRA_OBJS) \
44
        cp1.o \
45
        interp.o \
46
        mdmx.o \
47
        sim-main.o \
48
        sim-hload.o \
49
        sim-engine.o \
50
        sim-stop.o \
51
        sim-resume.o \
52
        sim-reason.o \
53
 
54
 
55
# List of flags to always pass to $(CC).
56
SIM_SUBTARGET=@SIM_SUBTARGET@
57
SIM_EXTRA_CFLAGS = $(SIM_SUBTARGET)
58
 
59
SIM_EXTRA_CLEAN = clean-extra
60
 
61
SIM_EXTRA_ALL = $(SIM_@sim_gen@_ALL)
62
 
63
SIM_EXTRA_LIBS = $(MIPS_EXTRA_LIBS)
64
 
65
# List of main object files for `run'.
66
SIM_RUN_OBJS = nrun.o
67
 
68
 
69
 
70
## COMMON_POST_CONFIG_FRAG
71
 
72
interp.o: $(srcdir)/interp.c config.h sim-main.h itable.h
73
cp1.o: $(srcdir)/cp1.c config.h sim-main.h
74
 
75
mdmx.o: $(srcdir)/mdmx.c $(srcdir)/sim-main.h
76
 
77
../igen/igen:
78
        cd ../igen && $(MAKE)
79
 
80
IGEN_TRACE= # -G omit-line-numbers # -G trace-rule-selection -G trace-rule-rejection -G trace-entries # -G trace-all
81
IGEN_INSN=$(srcdir)/mips.igen
82
IGEN_DC=$(srcdir)/mips.dc
83
M16_DC=$(srcdir)/m16.dc
84
IGEN_INCLUDE=\
85
        $(srcdir)/m16.igen \
86
        $(srcdir)/mdmx.igen \
87
        $(srcdir)/mips3d.igen \
88
        $(srcdir)/sb1.igen \
89
        $(srcdir)/tx.igen \
90
        $(srcdir)/vr.igen \
91
 
92
# NB:   Since these can be built by a number of generators, care
93
#       must be taken to ensure that they are only dependant on
94
#       one of those generators.
95
BUILT_SRC_FROM_GEN = \
96
        itable.h \
97
        itable.c \
98
 
99
SIM_IGEN_ALL = tmp-igen
100
SIM_M16_ALL = tmp-m16
101
 
102
$(BUILT_SRC_FROM_GEN): $(SIM_@sim_gen@_ALL)
103
 
104
 
105
 
106
BUILT_SRC_FROM_IGEN = \
107
        icache.h \
108
        icache.c \
109
        idecode.h \
110
        idecode.c \
111
        semantics.h \
112
        semantics.c \
113
        model.h \
114
        model.c \
115
        support.h \
116
        support.c \
117
        engine.h \
118
        engine.c \
119
        irun.c \
120
 
121
$(BUILT_SRC_FROM_IGEN): tmp-igen
122
 
123
tmp-igen: $(IGEN_INSN) $(IGEN_DC) ../igen/igen $(IGEN_INCLUDE)
124
        cd ../igen && $(MAKE)
125
        ../igen/igen \
126
                $(IGEN_TRACE) \
127
                -I $(srcdir) \
128
                -Werror \
129
                -Wnodiscard \
130
                @sim_igen_flags@ \
131
                -G gen-direct-access \
132
                -G gen-zero-r0 \
133
                -B 32 \
134
                -H 31 \
135
                -i $(IGEN_INSN) \
136
                -o $(IGEN_DC) \
137
                -x \
138
                -n icache.h    -hc tmp-icache.h \
139
                -n icache.c    -c  tmp-icache.c \
140
                -n semantics.h -hs tmp-semantics.h \
141
                -n semantics.c -s  tmp-semantics.c \
142
                -n idecode.h   -hd tmp-idecode.h \
143
                -n idecode.c   -d  tmp-idecode.c \
144
                -n model.h     -hm tmp-model.h \
145
                -n model.c     -m  tmp-model.c \
146
                -n support.h   -hf tmp-support.h \
147
                -n support.c   -f  tmp-support.c \
148
                -n itable.h    -ht tmp-itable.h \
149
                -n itable.c    -t  tmp-itable.c \
150
                -n engine.h    -he tmp-engine.h \
151
                -n engine.c    -e  tmp-engine.c \
152
                -n irun.c      -r  tmp-irun.c
153
        $(srcdir)/../../move-if-change tmp-icache.h icache.h
154
        $(srcdir)/../../move-if-change tmp-icache.c icache.c
155
        $(srcdir)/../../move-if-change tmp-idecode.h idecode.h
156
        $(srcdir)/../../move-if-change tmp-idecode.c idecode.c
157
        $(srcdir)/../../move-if-change tmp-semantics.h semantics.h
158
        $(srcdir)/../../move-if-change tmp-semantics.c semantics.c
159
        $(srcdir)/../../move-if-change tmp-model.h model.h
160
        $(srcdir)/../../move-if-change tmp-model.c model.c
161
        $(srcdir)/../../move-if-change tmp-support.h support.h
162
        $(srcdir)/../../move-if-change tmp-support.c support.c
163
        $(srcdir)/../../move-if-change tmp-itable.h itable.h
164
        $(srcdir)/../../move-if-change tmp-itable.c itable.c
165
        $(srcdir)/../../move-if-change tmp-engine.h engine.h
166
        $(srcdir)/../../move-if-change tmp-engine.c engine.c
167
        $(srcdir)/../../move-if-change tmp-irun.c irun.c
168
        touch tmp-igen
169
 
170
semantics.o: sim-main.h semantics.c $(SIM_EXTRA_DEPS)
171
engine.o: sim-main.h engine.c $(SIM_EXTRA_DEPS)
172
support.o: sim-main.h support.c $(SIM_EXTRA_DEPS)
173
idecode.o: sim-main.h idecode.c $(SIM_EXTRA_DEPS)
174
itable.o: sim-main.h itable.c $(SIM_EXTRA_DEPS)
175
 
176
 
177
 
178
 
179
BUILT_SRC_FROM_M16 = \
180
        m16_icache.h \
181
        m16_icache.c \
182
        m16_idecode.h \
183
        m16_idecode.c \
184
        m16_semantics.h \
185
        m16_semantics.c \
186
        m16_model.h \
187
        m16_model.c \
188
        m16_support.h \
189
        m16_support.c \
190
        \
191
        m32_icache.h \
192
        m32_icache.c \
193
        m32_idecode.h \
194
        m32_idecode.c \
195
        m32_semantics.h \
196
        m32_semantics.c \
197
        m32_model.h \
198
        m32_model.c \
199
        m32_support.h \
200
        m32_support.c \
201
 
202
$(BUILT_SRC_FROM_M16): tmp-m16
203
 
204
tmp-m16: $(IGEN_INSN) $(IGEN_DC) ../igen/igen $(IGEN_INCLUDE)
205
        cd ../igen && $(MAKE)
206
        ../igen/igen \
207
                $(IGEN_TRACE) \
208
                -I $(srcdir) \
209
                -Werror \
210
                -Wnodiscard \
211
                @sim_m16_flags@ \
212
                -G gen-direct-access \
213
                -G gen-zero-r0 \
214
                -B 16 \
215
                -H 15 \
216
                -i $(IGEN_INSN) \
217
                -o $(M16_DC) \
218
                -P m16_ \
219
                -x \
220
                -n m16_icache.h    -hc tmp-icache.h \
221
                -n m16_icache.c    -c  tmp-icache.c \
222
                -n m16_semantics.h -hs tmp-semantics.h \
223
                -n m16_semantics.c -s  tmp-semantics.c \
224
                -n m16_idecode.h   -hd tmp-idecode.h \
225
                -n m16_idecode.c   -d  tmp-idecode.c \
226
                -n m16_model.h     -hm tmp-model.h \
227
                -n m16_model.c     -m  tmp-model.c \
228
                -n m16_support.h   -hf tmp-support.h \
229
                -n m16_support.c   -f  tmp-support.c \
230
                #
231
        $(srcdir)/../../move-if-change tmp-icache.h m16_icache.h
232
        $(srcdir)/../../move-if-change tmp-icache.c m16_icache.c
233
        $(srcdir)/../../move-if-change tmp-idecode.h m16_idecode.h
234
        $(srcdir)/../../move-if-change tmp-idecode.c m16_idecode.c
235
        $(srcdir)/../../move-if-change tmp-semantics.h m16_semantics.h
236
        $(srcdir)/../../move-if-change tmp-semantics.c m16_semantics.c
237
        $(srcdir)/../../move-if-change tmp-model.h m16_model.h
238
        $(srcdir)/../../move-if-change tmp-model.c m16_model.c
239
        $(srcdir)/../../move-if-change tmp-support.h m16_support.h
240
        $(srcdir)/../../move-if-change tmp-support.c m16_support.c
241
        ../igen/igen \
242
                $(IGEN_TRACE) \
243
                -I $(srcdir) \
244
                -Werror \
245
                -Wnodiscard \
246
                @sim_igen_flags@ \
247
                -G gen-direct-access \
248
                -G gen-zero-r0 \
249
                -B 32 \
250
                -H 31 \
251
                -i $(IGEN_INSN) \
252
                -o $(IGEN_DC) \
253
                -P m32_ \
254
                -x \
255
                -n m32_icache.h    -hc tmp-icache.h \
256
                -n m32_icache.c    -c  tmp-icache.c \
257
                -n m32_semantics.h -hs tmp-semantics.h \
258
                -n m32_semantics.c -s  tmp-semantics.c \
259
                -n m32_idecode.h   -hd tmp-idecode.h \
260
                -n m32_idecode.c   -d  tmp-idecode.c \
261
                -n m32_model.h     -hm tmp-model.h \
262
                -n m32_model.c     -m  tmp-model.c \
263
                -n m32_support.h   -hf tmp-support.h \
264
                -n m32_support.c   -f  tmp-support.c \
265
                #
266
        $(srcdir)/../../move-if-change tmp-icache.h m32_icache.h
267
        $(srcdir)/../../move-if-change tmp-icache.c m32_icache.c
268
        $(srcdir)/../../move-if-change tmp-idecode.h m32_idecode.h
269
        $(srcdir)/../../move-if-change tmp-idecode.c m32_idecode.c
270
        $(srcdir)/../../move-if-change tmp-semantics.h m32_semantics.h
271
        $(srcdir)/../../move-if-change tmp-semantics.c m32_semantics.c
272
        $(srcdir)/../../move-if-change tmp-model.h m32_model.h
273
        $(srcdir)/../../move-if-change tmp-model.c m32_model.c
274
        $(srcdir)/../../move-if-change tmp-support.h m32_support.h
275
        $(srcdir)/../../move-if-change tmp-support.c m32_support.c
276
        ../igen/igen \
277
                $(IGEN_TRACE) \
278
                -I $(srcdir) \
279
                -Werror \
280
                -Wnodiscard \
281
                -Wnowidth \
282
                @sim_igen_flags@ @sim_m16_flags@ \
283
                -G gen-direct-access \
284
                -G gen-zero-r0 \
285
                -i $(IGEN_INSN) \
286
                -n itable.h    -ht tmp-itable.h \
287
                -n itable.c    -t  tmp-itable.c \
288
                #
289
        $(srcdir)/../../move-if-change tmp-itable.h itable.h
290
        $(srcdir)/../../move-if-change tmp-itable.c itable.c
291
        touch tmp-m16
292
 
293
 
294
clean-extra:
295
        rm -f $(BUILT_SRC_FROM_GEN)
296
        rm -f $(BUILT_SRC_FROM_IGEN)
297
        rm -f $(BUILT_SRC_FROM_M16)
298
        rm -f tmp-*
299
        rm -f m16*.o m32*.o itable*.o
300
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.