OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [hello-uart/] [board.h] - Blame information for rev 1775

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1223 dries
#ifndef _BOARD_H_
2
#define _BOARD_H_
3
 
4
#define MC_ENABLED          1
5
#define IC_ENABLE           0
6
#define IC_SIZE         8192
7
#define DC_ENABLE           0
8
#define DC_SIZE         8192
9
 
10
#define MC_CSR_VAL      0x0B000300
11
#define MC_MASK_VAL     0x000000e0
12
#define FLASH_BASE_ADDR 0x04000000
13
#define FLASH_SIZE      0x02000000
14
#define FLASH_BLOCK_SIZE 0x20000
15
#define FLASH_TMS_VAL   0x00102102
16
#define SDRAM_BASE_ADDR 0x00000000
17
#define SDRAM_TMS_VAL   0x07248230
18
 
19
#define IN_CLK                25000000
20
#define TICKS_PER_SEC   100
21
#define STACK_SIZE          0x10000
22
#define UART_BAUD_RATE  9600 /* 115200 */
23
 
24
#define UART_BASE           0x90000000
25
#define UART_IRQ        19
26
#define ETH_BASE        0xD0000000
27
#define ETH_IRQ         15
28
 
29
#define MC_BASE_ADDR    0x60000000
30
 
31
/* Register access macros */
32
#define REG8(add) *((volatile unsigned char *)(add))
33
#define REG16(add) *((volatile unsigned short *)(add))
34
#define REG32(add) *((volatile unsigned long *)(add))
35
 
36
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.