| 1 |
578 |
markom |
/* IA-64 ELF support for BFD.
|
| 2 |
|
|
Copyright 1998, 1999, 2000 Free Software Foundation, Inc.
|
| 3 |
|
|
Contributed by David Mosberger-Tang <davidm@hpl.hp.com>
|
| 4 |
|
|
|
| 5 |
|
|
This file is part of BFD, the Binary File Descriptor library.
|
| 6 |
|
|
|
| 7 |
|
|
This program is free software; you can redistribute it and/or modify
|
| 8 |
|
|
it under the terms of the GNU General Public License as published by
|
| 9 |
|
|
the Free Software Foundation; either version 2 of the License, or
|
| 10 |
|
|
(at your option) any later version.
|
| 11 |
|
|
|
| 12 |
|
|
This program is distributed in the hope that it will be useful,
|
| 13 |
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
| 14 |
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
| 15 |
|
|
GNU General Public License for more details.
|
| 16 |
|
|
|
| 17 |
|
|
You should have received a copy of the GNU General Public License
|
| 18 |
|
|
along with this program; if not, write to the Free Software
|
| 19 |
|
|
Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. */
|
| 20 |
|
|
|
| 21 |
|
|
|
| 22 |
|
|
#ifndef _ELF_IA64_H
|
| 23 |
|
|
#define _ELF_IA64_H
|
| 24 |
|
|
|
| 25 |
|
|
/* Bits in the e_flags field of the Elf64_Ehdr: */
|
| 26 |
|
|
|
| 27 |
|
|
#define EF_IA_64_MASKOS 0x0000000f /* os-specific flags */
|
| 28 |
|
|
#define EF_IA_64_ARCH 0xff000000 /* arch. version mask */
|
| 29 |
|
|
|
| 30 |
|
|
/* ??? These four definitions are not part of the SVR4 ABI.
|
| 31 |
|
|
They were present in David's initial code drop, so it is probable
|
| 32 |
|
|
that they are used by HP/UX. */
|
| 33 |
|
|
#define EF_IA_64_TRAPNIL (1 << 0) /* trap NIL pointer dereferences */
|
| 34 |
|
|
#define EF_IA_64_EXT (1 << 2) /* program uses arch. extensions */
|
| 35 |
|
|
#define EF_IA_64_BE (1 << 3) /* PSR BE bit set (big-endian) */
|
| 36 |
|
|
#define EFA_IA_64_EAS2_3 0x23000000 /* ia64 EAS 2.3 */
|
| 37 |
|
|
|
| 38 |
|
|
#define EF_IA_64_ABI64 (1 << 4) /* 64-bit ABI */
|
| 39 |
|
|
/* Not used yet. */
|
| 40 |
|
|
#define EF_IA_64_REDUCEDFP (1 << 5) /* Only FP6-FP11 used. */
|
| 41 |
|
|
#define EF_IA_64_CONS_GP (1 << 6) /* gp as program wide constant. */
|
| 42 |
|
|
#define EF_IA_64_NOFUNCDESC_CONS_GP (1 << 7) /* And no function descriptors. */
|
| 43 |
|
|
/* Not used yet. */
|
| 44 |
|
|
#define EF_IA_64_ABSOLUTE (1 << 8) /* Load at absolute addresses. */
|
| 45 |
|
|
|
| 46 |
|
|
#define ELF_STRING_ia64_archext ".IA_64.archext"
|
| 47 |
|
|
#define ELF_STRING_ia64_pltoff ".IA_64.pltoff"
|
| 48 |
|
|
#define ELF_STRING_ia64_unwind ".IA_64.unwind"
|
| 49 |
|
|
#define ELF_STRING_ia64_unwind_info ".IA_64.unwind_info"
|
| 50 |
|
|
#define ELF_STRING_ia64_unwind_once ".gnu.linkonce.ia64unw."
|
| 51 |
|
|
#define ELF_STRING_ia64_unwind_info_once ".gnu.linkonce.ia64unwi."
|
| 52 |
|
|
|
| 53 |
|
|
/* Bits in the sh_flags field of Elf64_Shdr: */
|
| 54 |
|
|
|
| 55 |
|
|
#define SHF_IA_64_SHORT 0x10000000 /* section near gp */
|
| 56 |
|
|
#define SHF_IA_64_NORECOV 0x20000000 /* spec insns w/o recovery */
|
| 57 |
|
|
|
| 58 |
|
|
/* Possible values for sh_type in Elf64_Shdr: */
|
| 59 |
|
|
|
| 60 |
|
|
#define SHT_IA_64_EXT (SHT_LOPROC + 0) /* extension bits */
|
| 61 |
|
|
#define SHT_IA_64_UNWIND (SHT_LOPROC + 1) /* unwind bits */
|
| 62 |
|
|
|
| 63 |
|
|
/* Bits in the p_flags field of Elf64_Phdr: */
|
| 64 |
|
|
|
| 65 |
|
|
#define PF_IA_64_NORECOV 0x80000000
|
| 66 |
|
|
|
| 67 |
|
|
/* Possible values for p_type in Elf64_Phdr: */
|
| 68 |
|
|
|
| 69 |
|
|
#define PT_IA_64_ARCHEXT (PT_LOPROC + 0) /* arch extension bits */
|
| 70 |
|
|
#define PT_IA_64_UNWIND (PT_LOPROC + 1) /* ia64 unwind bits */
|
| 71 |
|
|
|
| 72 |
|
|
/* Possible values for d_tag in Elf64_Dyn: */
|
| 73 |
|
|
|
| 74 |
|
|
#define DT_IA_64_PLT_RESERVE (DT_LOPROC + 0)
|
| 75 |
|
|
|
| 76 |
|
|
/* ia64-specific relocation types: */
|
| 77 |
|
|
|
| 78 |
|
|
/* Relocs apply to specific instructions within a bundle. The least
|
| 79 |
|
|
significant 2 bits of the address indicate which instruction in the
|
| 80 |
|
|
bundle the reloc refers to (0=first slot, 1=second slow, 2=third
|
| 81 |
|
|
slot, 3=undefined) and the remaining bits give the address of the
|
| 82 |
|
|
bundle (16 byte aligned).
|
| 83 |
|
|
|
| 84 |
|
|
The top 5 bits of the reloc code specifies the expression type, the
|
| 85 |
|
|
low 3 bits the format of the data word being relocated. */
|
| 86 |
|
|
|
| 87 |
|
|
#include "elf/reloc-macros.h"
|
| 88 |
|
|
|
| 89 |
|
|
START_RELOC_NUMBERS (elf_ia64_reloc_type)
|
| 90 |
|
|
RELOC_NUMBER (R_IA64_NONE, 0x00) /* none */
|
| 91 |
|
|
|
| 92 |
|
|
RELOC_NUMBER (R_IA64_IMM14, 0x21) /* symbol + addend, add imm14 */
|
| 93 |
|
|
RELOC_NUMBER (R_IA64_IMM22, 0x22) /* symbol + addend, add imm22 */
|
| 94 |
|
|
RELOC_NUMBER (R_IA64_IMM64, 0x23) /* symbol + addend, mov imm64 */
|
| 95 |
|
|
RELOC_NUMBER (R_IA64_DIR32MSB, 0x24) /* symbol + addend, data4 MSB */
|
| 96 |
|
|
RELOC_NUMBER (R_IA64_DIR32LSB, 0x25) /* symbol + addend, data4 LSB */
|
| 97 |
|
|
RELOC_NUMBER (R_IA64_DIR64MSB, 0x26) /* symbol + addend, data8 MSB */
|
| 98 |
|
|
RELOC_NUMBER (R_IA64_DIR64LSB, 0x27) /* symbol + addend, data8 LSB */
|
| 99 |
|
|
|
| 100 |
|
|
RELOC_NUMBER (R_IA64_GPREL22, 0x2a) /* @gprel(sym+add), add imm22 */
|
| 101 |
|
|
RELOC_NUMBER (R_IA64_GPREL64I, 0x2b) /* @gprel(sym+add), mov imm64 */
|
| 102 |
|
|
RELOC_NUMBER (R_IA64_GPREL32MSB, 0x2c) /* @gprel(sym+add), data4 MSB */
|
| 103 |
|
|
RELOC_NUMBER (R_IA64_GPREL32LSB, 0x2d) /* @gprel(sym+add), data4 LSB */
|
| 104 |
|
|
RELOC_NUMBER (R_IA64_GPREL64MSB, 0x2e) /* @gprel(sym+add), data8 MSB */
|
| 105 |
|
|
RELOC_NUMBER (R_IA64_GPREL64LSB, 0x2f) /* @gprel(sym+add), data8 LSB */
|
| 106 |
|
|
|
| 107 |
|
|
RELOC_NUMBER (R_IA64_LTOFF22, 0x32) /* @ltoff(sym+add), add imm22 */
|
| 108 |
|
|
RELOC_NUMBER (R_IA64_LTOFF64I, 0x33) /* @ltoff(sym+add), mov imm64 */
|
| 109 |
|
|
|
| 110 |
|
|
RELOC_NUMBER (R_IA64_PLTOFF22, 0x3a) /* @pltoff(sym+add), add imm22 */
|
| 111 |
|
|
RELOC_NUMBER (R_IA64_PLTOFF64I, 0x3b) /* @pltoff(sym+add), mov imm64 */
|
| 112 |
|
|
RELOC_NUMBER (R_IA64_PLTOFF64MSB, 0x3e) /* @pltoff(sym+add), data8 MSB */
|
| 113 |
|
|
RELOC_NUMBER (R_IA64_PLTOFF64LSB, 0x3f) /* @pltoff(sym+add), data8 LSB */
|
| 114 |
|
|
|
| 115 |
|
|
RELOC_NUMBER (R_IA64_FPTR64I, 0x43) /* @fptr(sym+add), mov imm64 */
|
| 116 |
|
|
RELOC_NUMBER (R_IA64_FPTR32MSB, 0x44) /* @fptr(sym+add), data4 MSB */
|
| 117 |
|
|
RELOC_NUMBER (R_IA64_FPTR32LSB, 0x45) /* @fptr(sym+add), data4 LSB */
|
| 118 |
|
|
RELOC_NUMBER (R_IA64_FPTR64MSB, 0x46) /* @fptr(sym+add), data8 MSB */
|
| 119 |
|
|
RELOC_NUMBER (R_IA64_FPTR64LSB, 0x47) /* @fptr(sym+add), data8 LSB */
|
| 120 |
|
|
|
| 121 |
|
|
RELOC_NUMBER (R_IA64_PCREL60B, 0x48) /* @pcrel(sym+add), brl */
|
| 122 |
|
|
RELOC_NUMBER (R_IA64_PCREL21B, 0x49) /* @pcrel(sym+add), ptb, call */
|
| 123 |
|
|
RELOC_NUMBER (R_IA64_PCREL21M, 0x4a) /* @pcrel(sym+add), chk.s */
|
| 124 |
|
|
RELOC_NUMBER (R_IA64_PCREL21F, 0x4b) /* @pcrel(sym+add), fchkf */
|
| 125 |
|
|
RELOC_NUMBER (R_IA64_PCREL32MSB, 0x4c) /* @pcrel(sym+add), data4 MSB */
|
| 126 |
|
|
RELOC_NUMBER (R_IA64_PCREL32LSB, 0x4d) /* @pcrel(sym+add), data4 LSB */
|
| 127 |
|
|
RELOC_NUMBER (R_IA64_PCREL64MSB, 0x4e) /* @pcrel(sym+add), data8 MSB */
|
| 128 |
|
|
RELOC_NUMBER (R_IA64_PCREL64LSB, 0x4f) /* @pcrel(sym+add), data8 LSB */
|
| 129 |
|
|
|
| 130 |
|
|
RELOC_NUMBER (R_IA64_LTOFF_FPTR22, 0x52) /* @ltoff(@fptr(s+a)), imm22 */
|
| 131 |
|
|
RELOC_NUMBER (R_IA64_LTOFF_FPTR64I, 0x53) /* @ltoff(@fptr(s+a)), imm64 */
|
| 132 |
|
|
RELOC_NUMBER (R_IA64_LTOFF_FPTR32MSB, 0x54) /* @ltoff(@fptr(s+a)), 4 MSB */
|
| 133 |
|
|
RELOC_NUMBER (R_IA64_LTOFF_FPTR32LSB, 0x55) /* @ltoff(@fptr(s+a)), 4 LSB */
|
| 134 |
|
|
RELOC_NUMBER (R_IA64_LTOFF_FPTR64MSB, 0x56) /* @ltoff(@fptr(s+a)), 8 MSB */
|
| 135 |
|
|
RELOC_NUMBER (R_IA64_LTOFF_FPTR64LSB, 0x57) /* @ltoff(@fptr(s+a)), 8 LSB */
|
| 136 |
|
|
|
| 137 |
|
|
RELOC_NUMBER (R_IA64_SEGREL32MSB, 0x5c) /* @segrel(sym+add), data4 MSB */
|
| 138 |
|
|
RELOC_NUMBER (R_IA64_SEGREL32LSB, 0x5d) /* @segrel(sym+add), data4 LSB */
|
| 139 |
|
|
RELOC_NUMBER (R_IA64_SEGREL64MSB, 0x5e) /* @segrel(sym+add), data8 MSB */
|
| 140 |
|
|
RELOC_NUMBER (R_IA64_SEGREL64LSB, 0x5f) /* @segrel(sym+add), data8 LSB */
|
| 141 |
|
|
|
| 142 |
|
|
RELOC_NUMBER (R_IA64_SECREL32MSB, 0x64) /* @secrel(sym+add), data4 MSB */
|
| 143 |
|
|
RELOC_NUMBER (R_IA64_SECREL32LSB, 0x65) /* @secrel(sym+add), data4 LSB */
|
| 144 |
|
|
RELOC_NUMBER (R_IA64_SECREL64MSB, 0x66) /* @secrel(sym+add), data8 MSB */
|
| 145 |
|
|
RELOC_NUMBER (R_IA64_SECREL64LSB, 0x67) /* @secrel(sym+add), data8 LSB */
|
| 146 |
|
|
|
| 147 |
|
|
RELOC_NUMBER (R_IA64_REL32MSB, 0x6c) /* data 4 + REL */
|
| 148 |
|
|
RELOC_NUMBER (R_IA64_REL32LSB, 0x6d) /* data 4 + REL */
|
| 149 |
|
|
RELOC_NUMBER (R_IA64_REL64MSB, 0x6e) /* data 8 + REL */
|
| 150 |
|
|
RELOC_NUMBER (R_IA64_REL64LSB, 0x6f) /* data 8 + REL */
|
| 151 |
|
|
|
| 152 |
|
|
RELOC_NUMBER (R_IA64_LTV32MSB, 0x74) /* symbol + addend, data4 MSB */
|
| 153 |
|
|
RELOC_NUMBER (R_IA64_LTV32LSB, 0x75) /* symbol + addend, data4 LSB */
|
| 154 |
|
|
RELOC_NUMBER (R_IA64_LTV64MSB, 0x76) /* symbol + addend, data8 MSB */
|
| 155 |
|
|
RELOC_NUMBER (R_IA64_LTV64LSB, 0x77) /* symbol + addend, data8 LSB */
|
| 156 |
|
|
|
| 157 |
|
|
RELOC_NUMBER (R_IA64_PCREL21BI, 0x79) /* @pcrel(sym+add), ptb, call */
|
| 158 |
|
|
RELOC_NUMBER (R_IA64_PCREL22, 0x7a) /* @pcrel(sym+add), imm22 */
|
| 159 |
|
|
RELOC_NUMBER (R_IA64_PCREL64I, 0x7b) /* @pcrel(sym+add), imm64 */
|
| 160 |
|
|
|
| 161 |
|
|
RELOC_NUMBER (R_IA64_IPLTMSB, 0x80) /* dynamic reloc, imported PLT, MSB */
|
| 162 |
|
|
RELOC_NUMBER (R_IA64_IPLTLSB, 0x81) /* dynamic reloc, imported PLT, LSB */
|
| 163 |
|
|
RELOC_NUMBER (R_IA64_COPY, 0x84) /* dynamic reloc, data copy */
|
| 164 |
|
|
RELOC_NUMBER (R_IA64_LTOFF22X, 0x86) /* LTOFF22, relaxable. */
|
| 165 |
|
|
RELOC_NUMBER (R_IA64_LDXMOV, 0x87) /* Use of LTOFF22X. */
|
| 166 |
|
|
|
| 167 |
|
|
RELOC_NUMBER (R_IA64_TPREL14, 0x91) /* @tprel(sym+add), add imm14 */
|
| 168 |
|
|
RELOC_NUMBER (R_IA64_TPREL22, 0x92) /* @tprel(sym+add), add imm22 */
|
| 169 |
|
|
RELOC_NUMBER (R_IA64_TPREL64I, 0x93) /* @tprel(sym+add), add imm64 */
|
| 170 |
|
|
RELOC_NUMBER (R_IA64_TPREL64MSB, 0x96) /* @tprel(sym+add), data8 MSB */
|
| 171 |
|
|
RELOC_NUMBER (R_IA64_TPREL64LSB, 0x97) /* @tprel(sym+add), data8 LSB */
|
| 172 |
|
|
|
| 173 |
|
|
RELOC_NUMBER (R_IA64_LTOFF_TP22, 0x9a) /* @ltoff(@tprel(s+a)), add imm22 */
|
| 174 |
|
|
|
| 175 |
|
|
RELOC_NUMBER (R_IA64_DTPMOD64MSB, 0xa6) /* @dtpmod(sym+add), data8 MSB */
|
| 176 |
|
|
RELOC_NUMBER (R_IA64_DTPMOD64LSB, 0xa7) /* @dtpmod(sym+add), data8 LSB */
|
| 177 |
|
|
RELOC_NUMBER (R_IA64_LTOFF_DTPMOD22, 0xaa) /* @ltoff(@dtpmod(s+a)), imm22 */
|
| 178 |
|
|
|
| 179 |
|
|
RELOC_NUMBER (R_IA64_DTPREL14, 0xb1) /* @dtprel(sym+add), imm14 */
|
| 180 |
|
|
RELOC_NUMBER (R_IA64_DTPREL22, 0xb2) /* @dtprel(sym+add), imm22 */
|
| 181 |
|
|
RELOC_NUMBER (R_IA64_DTPREL64I, 0xb3) /* @dtprel(sym+add), imm64 */
|
| 182 |
|
|
RELOC_NUMBER (R_IA64_DTPREL32MSB, 0xb4) /* @dtprel(sym+add), data4 MSB */
|
| 183 |
|
|
RELOC_NUMBER (R_IA64_DTPREL32LSB, 0xb5) /* @dtprel(sym+add), data4 LSB */
|
| 184 |
|
|
RELOC_NUMBER (R_IA64_DTPREL64MSB, 0xb6) /* @dtprel(sym+add), data8 MSB */
|
| 185 |
|
|
RELOC_NUMBER (R_IA64_DTPREL64LSB, 0xb7) /* @dtprel(sym+add), data8 LSB */
|
| 186 |
|
|
|
| 187 |
|
|
RELOC_NUMBER (R_IA64_LTOFF_DTPREL22, 0xba) /* @ltoff(@dtprel(s+a)), imm22 */
|
| 188 |
|
|
|
| 189 |
|
|
FAKE_RELOC (R_IA64_MAX_RELOC_CODE, 0xba)
|
| 190 |
|
|
END_RELOC_NUMBERS (R_IA64_max)
|
| 191 |
|
|
|
| 192 |
|
|
#endif /* _ELF_IA64_H */
|
