| 1 |
578 |
markom |
/* opcode/i386.h -- Intel 80386 opcode table
|
| 2 |
|
|
Copyright 1989, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999,
|
| 3 |
|
|
2000, 2001
|
| 4 |
|
|
Free Software Foundation, Inc.
|
| 5 |
|
|
|
| 6 |
|
|
This file is part of GAS, the GNU Assembler, and GDB, the GNU Debugger.
|
| 7 |
|
|
|
| 8 |
|
|
This program is free software; you can redistribute it and/or modify
|
| 9 |
|
|
it under the terms of the GNU General Public License as published by
|
| 10 |
|
|
the Free Software Foundation; either version 2 of the License, or
|
| 11 |
|
|
(at your option) any later version.
|
| 12 |
|
|
|
| 13 |
|
|
This program is distributed in the hope that it will be useful,
|
| 14 |
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
| 15 |
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
| 16 |
|
|
GNU General Public License for more details.
|
| 17 |
|
|
|
| 18 |
|
|
You should have received a copy of the GNU General Public License
|
| 19 |
|
|
along with this program; if not, write to the Free Software
|
| 20 |
|
|
Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. */
|
| 21 |
|
|
|
| 22 |
|
|
/* The SystemV/386 SVR3.2 assembler, and probably all AT&T derived
|
| 23 |
|
|
ix86 Unix assemblers, generate floating point instructions with
|
| 24 |
|
|
reversed source and destination registers in certain cases.
|
| 25 |
|
|
Unfortunately, gcc and possibly many other programs use this
|
| 26 |
|
|
reversed syntax, so we're stuck with it.
|
| 27 |
|
|
|
| 28 |
|
|
eg. `fsub %st(3),%st' results in st = st - st(3) as expected, but
|
| 29 |
|
|
`fsub %st,%st(3)' results in st(3) = st - st(3), rather than
|
| 30 |
|
|
the expected st(3) = st(3) - st
|
| 31 |
|
|
|
| 32 |
|
|
This happens with all the non-commutative arithmetic floating point
|
| 33 |
|
|
operations with two register operands, where the source register is
|
| 34 |
|
|
%st, and destination register is %st(i). See FloatDR below.
|
| 35 |
|
|
|
| 36 |
|
|
The affected opcode map is dceX, dcfX, deeX, defX. */
|
| 37 |
|
|
|
| 38 |
|
|
#ifndef SYSV386_COMPAT
|
| 39 |
|
|
/* Set non-zero for broken, compatible instructions. Set to zero for
|
| 40 |
|
|
non-broken opcodes at your peril. gcc generates SystemV/386
|
| 41 |
|
|
compatible instructions. */
|
| 42 |
|
|
#define SYSV386_COMPAT 1
|
| 43 |
|
|
#endif
|
| 44 |
|
|
#ifndef OLDGCC_COMPAT
|
| 45 |
|
|
/* Set non-zero to cater for old (<= 2.8.1) versions of gcc that could
|
| 46 |
|
|
generate nonsense fsubp, fsubrp, fdivp and fdivrp with operands
|
| 47 |
|
|
reversed. */
|
| 48 |
|
|
#define OLDGCC_COMPAT SYSV386_COMPAT
|
| 49 |
|
|
#endif
|
| 50 |
|
|
|
| 51 |
|
|
static const template i386_optab[] = {
|
| 52 |
|
|
|
| 53 |
|
|
#define X None
|
| 54 |
|
|
#define NoSuf (No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_xSuf|No_qSuf)
|
| 55 |
|
|
#define b_Suf (No_wSuf|No_lSuf|No_sSuf|No_xSuf|No_qSuf)
|
| 56 |
|
|
#define w_Suf (No_bSuf|No_lSuf|No_sSuf|No_xSuf|No_qSuf)
|
| 57 |
|
|
#define l_Suf (No_bSuf|No_wSuf|No_sSuf|No_xSuf|No_qSuf)
|
| 58 |
|
|
#define q_Suf (No_bSuf|No_wSuf|No_sSuf|No_lSuf|No_xSuf)
|
| 59 |
|
|
#define x_Suf (No_bSuf|No_wSuf|No_sSuf|No_lSuf|No_qSuf)
|
| 60 |
|
|
#define bw_Suf (No_lSuf|No_sSuf|No_xSuf|No_qSuf)
|
| 61 |
|
|
#define bl_Suf (No_wSuf|No_sSuf|No_xSuf|No_qSuf)
|
| 62 |
|
|
#define wl_Suf (No_bSuf|No_sSuf|No_xSuf|No_qSuf)
|
| 63 |
|
|
#define wlq_Suf (No_bSuf|No_sSuf|No_xSuf)
|
| 64 |
|
|
#define lq_Suf (No_bSuf|No_wSuf|No_sSuf|No_xSuf)
|
| 65 |
|
|
#define sl_Suf (No_bSuf|No_wSuf|No_xSuf|No_qSuf)
|
| 66 |
|
|
#define sldx_Suf (No_bSuf|No_wSuf|No_qSuf)
|
| 67 |
|
|
#define bwl_Suf (No_sSuf|No_xSuf|No_qSuf)
|
| 68 |
|
|
#define bwlq_Suf (No_sSuf|No_xSuf)
|
| 69 |
|
|
#define FP (NoSuf|IgnoreSize)
|
| 70 |
|
|
#define l_FP (l_Suf|IgnoreSize)
|
| 71 |
|
|
#define x_FP (x_Suf|IgnoreSize)
|
| 72 |
|
|
#define sl_FP (sl_Suf|IgnoreSize)
|
| 73 |
|
|
#if SYSV386_COMPAT
|
| 74 |
|
|
/* Someone forgot that the FloatR bit reverses the operation when not
|
| 75 |
|
|
equal to the FloatD bit. ie. Changing only FloatD results in the
|
| 76 |
|
|
destination being swapped *and* the direction being reversed. */
|
| 77 |
|
|
#define FloatDR FloatD
|
| 78 |
|
|
#else
|
| 79 |
|
|
#define FloatDR (FloatD|FloatR)
|
| 80 |
|
|
#endif
|
| 81 |
|
|
|
| 82 |
|
|
/* Move instructions. */
|
| 83 |
|
|
#define MOV_AX_DISP32 0xa0
|
| 84 |
|
|
/* In the 64bit mode the short form mov immediate is redefined to have
|
| 85 |
|
|
64bit displacement value. */
|
| 86 |
|
|
{ "mov", 2, 0xa0, X, CpuNo64,bwlq_Suf|D|W, { Disp16|Disp32, Acc, 0 } },
|
| 87 |
|
|
{ "mov", 2, 0x88, X, 0, bwlq_Suf|D|W|Modrm, { Reg, Reg|AnyMem, 0} },
|
| 88 |
|
|
/* In the 64bit mode the short form mov immediate is redefined to have
|
| 89 |
|
|
64bit displacement value. */
|
| 90 |
|
|
{ "mov", 2, 0xb0, X, 0, bwl_Suf|W|ShortForm, { EncImm, Reg8|Reg16|Reg32, 0 } },
|
| 91 |
|
|
{ "mov", 2, 0xc6, 0, 0, bwlq_Suf|W|Modrm, { EncImm, Reg|AnyMem, 0 } },
|
| 92 |
|
|
{ "mov", 2, 0xb0, X, Cpu64, q_Suf|W|ShortForm, { Imm64, Reg64, 0 } },
|
| 93 |
|
|
/* The segment register moves accept WordReg so that a segment register
|
| 94 |
|
|
can be copied to a 32 bit register, and vice versa, without using a
|
| 95 |
|
|
size prefix. When moving to a 32 bit register, the upper 16 bits
|
| 96 |
|
|
are set to an implementation defined value (on the Pentium Pro,
|
| 97 |
|
|
the implementation defined value is zero). */
|
| 98 |
|
|
{ "mov", 2, 0x8c, X, 0, wl_Suf|Modrm, { SReg2, WordReg|WordMem, 0 } },
|
| 99 |
|
|
{ "mov", 2, 0x8c, X, Cpu386, wl_Suf|Modrm, { SReg3, WordReg|WordMem, 0 } },
|
| 100 |
|
|
{ "mov", 2, 0x8e, X, 0, wl_Suf|Modrm|IgnoreSize, { WordReg|WordMem, SReg2, 0 } },
|
| 101 |
|
|
{ "mov", 2, 0x8e, X, Cpu386, wl_Suf|Modrm|IgnoreSize, { WordReg|WordMem, SReg3, 0 } },
|
| 102 |
|
|
/* Move to/from control debug registers. In the 16 or 32bit modes they are 32bit. In the 64bit
|
| 103 |
|
|
mode they are 64bit.*/
|
| 104 |
|
|
{ "mov", 2, 0x0f20, X, Cpu386|CpuNo64, l_Suf|D|Modrm|IgnoreSize,{ Control, Reg32|InvMem, 0} },
|
| 105 |
|
|
{ "mov", 2, 0x0f20, X, Cpu64, q_Suf|D|Modrm|IgnoreSize|NoRex64,{ Control, Reg64|InvMem, 0} },
|
| 106 |
|
|
{ "mov", 2, 0x0f21, X, Cpu386|CpuNo64, l_Suf|D|Modrm|IgnoreSize,{ Debug, Reg32|InvMem, 0} },
|
| 107 |
|
|
{ "mov", 2, 0x0f21, X, Cpu64, q_Suf|D|Modrm|IgnoreSize|NoRex64,{ Debug, Reg64|InvMem, 0} },
|
| 108 |
|
|
{ "mov", 2, 0x0f24, X, Cpu386, l_Suf|D|Modrm|IgnoreSize, { Test, Reg32|InvMem, 0} },
|
| 109 |
|
|
{ "movabs",2, 0xa0, X, Cpu64, bwlq_Suf|D|W, { Disp64, Acc, 0 } },
|
| 110 |
|
|
{ "movabs",2, 0xb0, X, Cpu64, q_Suf|W|ShortForm, { Imm64, Reg64, 0 } },
|
| 111 |
|
|
|
| 112 |
|
|
/* Move with sign extend. */
|
| 113 |
|
|
/* "movsbl" & "movsbw" must not be unified into "movsb" to avoid
|
| 114 |
|
|
conflict with the "movs" string move instruction. */
|
| 115 |
|
|
{"movsbl", 2, 0x0fbe, X, Cpu386, NoSuf|Modrm, { Reg8|ByteMem, Reg32, 0} },
|
| 116 |
|
|
{"movsbw", 2, 0x0fbe, X, Cpu386, NoSuf|Modrm, { Reg8|ByteMem, Reg16, 0} },
|
| 117 |
|
|
{"movswl", 2, 0x0fbf, X, Cpu386, NoSuf|Modrm, { Reg16|ShortMem,Reg32, 0} },
|
| 118 |
|
|
{"movsbq", 2, 0x0fbe, X, Cpu64, NoSuf|Modrm|Rex64, { Reg8|ByteMem, Reg64, 0} },
|
| 119 |
|
|
{"movswq", 2, 0x0fbf, X, Cpu64, NoSuf|Modrm|Rex64, { Reg16|ShortMem,Reg64, 0} },
|
| 120 |
|
|
{"movslq", 2, 0x63, X, Cpu64, NoSuf|Modrm|Rex64, { Reg32|WordMem, Reg64, 0} },
|
| 121 |
|
|
/* Intel Syntax next 5 insns */
|
| 122 |
|
|
{"movsx", 2, 0x0fbe, X, Cpu386, b_Suf|Modrm, { Reg8|ByteMem, WordReg, 0} },
|
| 123 |
|
|
{"movsx", 2, 0x0fbf, X, Cpu386, w_Suf|Modrm|IgnoreSize, { Reg16|ShortMem, Reg32, 0} },
|
| 124 |
|
|
{"movsx", 2, 0x0fbe, X, Cpu64, b_Suf|Modrm|Rex64, { Reg8|ByteMem, Reg64, 0} },
|
| 125 |
|
|
{"movsx", 2, 0x0fbf, X, Cpu64, w_Suf|Modrm|IgnoreSize|Rex64, { Reg16|ShortMem, Reg64, 0} },
|
| 126 |
|
|
{"movsx", 2, 0x63, X, Cpu64, l_Suf|Modrm|Rex64, { Reg32|WordMem, Reg64, 0} },
|
| 127 |
|
|
|
| 128 |
|
|
/* Move with zero extend. */
|
| 129 |
|
|
{"movzb", 2, 0x0fb6, X, Cpu386, wl_Suf|Modrm, { Reg8|ByteMem, WordReg, 0} },
|
| 130 |
|
|
{"movzwl", 2, 0x0fb7, X, Cpu386, NoSuf|Modrm, { Reg16|ShortMem, Reg32, 0} },
|
| 131 |
|
|
/* These instructions are not particulary usefull, since the zero extend
|
| 132 |
|
|
32->64 is implicit, but we can encode them. */
|
| 133 |
|
|
{"movzbq", 2, 0x0fb6, X, Cpu64, NoSuf|Modrm|Rex64, { Reg8|ByteMem, Reg64, 0} },
|
| 134 |
|
|
{"movzwq", 2, 0x0fb7, X, Cpu64, NoSuf|Modrm|Rex64, { Reg16|ShortMem, Reg64, 0} },
|
| 135 |
|
|
/* Intel Syntax next 4 insns */
|
| 136 |
|
|
{"movzx", 2, 0x0fb6, X, Cpu386, b_Suf|Modrm, { Reg8|ByteMem, WordReg, 0} },
|
| 137 |
|
|
{"movzx", 2, 0x0fb7, X, Cpu386, w_Suf|Modrm|IgnoreSize, { Reg16|ShortMem, Reg32, 0} },
|
| 138 |
|
|
/* These instructions are not particulary usefull, since the zero extend
|
| 139 |
|
|
32->64 is implicit, but we can encode them. */
|
| 140 |
|
|
{"movzx", 2, 0x0fb6, X, Cpu386, b_Suf|Modrm|Rex64, { Reg8|ByteMem, Reg64, 0} },
|
| 141 |
|
|
{"movzx", 2, 0x0fb7, X, Cpu386, w_Suf|Modrm|IgnoreSize|Rex64, { Reg16|ShortMem, Reg64, 0} },
|
| 142 |
|
|
|
| 143 |
|
|
/* Push instructions. */
|
| 144 |
|
|
{"push", 1, 0x50, X, CpuNo64, wl_Suf|ShortForm|DefaultSize, { WordReg, 0, 0 } },
|
| 145 |
|
|
{"push", 1, 0xff, 6, CpuNo64, wl_Suf|Modrm|DefaultSize, { WordReg|WordMem, 0, 0 } },
|
| 146 |
|
|
{"push", 1, 0x6a, X, Cpu186|CpuNo64, wl_Suf|DefaultSize, { Imm8S, 0, 0} },
|
| 147 |
|
|
{"push", 1, 0x68, X, Cpu186|CpuNo64, wl_Suf|DefaultSize, { Imm16|Imm32, 0, 0} },
|
| 148 |
|
|
{"push", 1, 0x06, X, 0|CpuNo64, wl_Suf|Seg2ShortForm|DefaultSize, { SReg2, 0, 0 } },
|
| 149 |
|
|
{"push", 1, 0x0fa0, X, Cpu386|CpuNo64, wl_Suf|Seg3ShortForm|DefaultSize, { SReg3, 0, 0 } },
|
| 150 |
|
|
/* In 64bit mode, the operand size is implicitly 64bit. */
|
| 151 |
|
|
{"push", 1, 0x50, X, Cpu64, q_Suf|ShortForm|DefaultSize|NoRex64, { Reg64, 0, 0 } },
|
| 152 |
|
|
{"push", 1, 0xff, 6, Cpu64, q_Suf|Modrm|DefaultSize|NoRex64, { Reg64|WordMem, 0, 0 } },
|
| 153 |
|
|
{"push", 1, 0x6a, X, Cpu186|Cpu64, q_Suf|DefaultSize|NoRex64, { Imm8S, 0, 0} },
|
| 154 |
|
|
{"push", 1, 0x68, X, Cpu186|Cpu64, q_Suf|DefaultSize|NoRex64, { Imm32S, 0, 0} },
|
| 155 |
|
|
{"push", 1, 0x06, X, Cpu64, q_Suf|Seg2ShortForm|DefaultSize|NoRex64, { SReg2, 0, 0 } },
|
| 156 |
|
|
{"push", 1, 0x0fa0, X, Cpu386|Cpu64, q_Suf|Seg3ShortForm|DefaultSize|NoRex64, { SReg3, 0, 0 } },
|
| 157 |
|
|
|
| 158 |
|
|
{"pusha", 0, 0x60, X, Cpu186|CpuNo64, wl_Suf|DefaultSize, { 0, 0, 0 } },
|
| 159 |
|
|
|
| 160 |
|
|
/* Pop instructions. */
|
| 161 |
|
|
{"pop", 1, 0x58, X, CpuNo64, wl_Suf|ShortForm|DefaultSize, { WordReg, 0, 0 } },
|
| 162 |
|
|
{"pop", 1, 0x8f, 0, CpuNo64, wl_Suf|Modrm|DefaultSize, { WordReg|WordMem, 0, 0 } },
|
| 163 |
|
|
#define POP_SEG_SHORT 0x07
|
| 164 |
|
|
{"pop", 1, 0x07, X, CpuNo64, wl_Suf|Seg2ShortForm|DefaultSize, { SReg2, 0, 0 } },
|
| 165 |
|
|
{"pop", 1, 0x0fa1, X, Cpu386|CpuNo64, wl_Suf|Seg3ShortForm|DefaultSize, { SReg3, 0, 0 } },
|
| 166 |
|
|
/* In 64bit mode, the operand size is implicitly 64bit. */
|
| 167 |
|
|
{"pop", 1, 0x58, X, Cpu64, q_Suf|ShortForm|DefaultSize|NoRex64, { Reg64, 0, 0 } },
|
| 168 |
|
|
{"pop", 1, 0x8f, 0, Cpu64, q_Suf|Modrm|DefaultSize|NoRex64, { Reg64|WordMem, 0, 0 } },
|
| 169 |
|
|
{"pop", 1, 0x07, X, Cpu64, q_Suf|Seg2ShortForm|DefaultSize|NoRex64, { SReg2, 0, 0 } },
|
| 170 |
|
|
{"pop", 1, 0x0fa1, X, Cpu64, q_Suf|Seg3ShortForm|DefaultSize|NoRex64, { SReg3, 0, 0 } },
|
| 171 |
|
|
|
| 172 |
|
|
{"popa", 0, 0x61, X, Cpu186|CpuNo64, wl_Suf|DefaultSize, { 0, 0, 0 } },
|
| 173 |
|
|
|
| 174 |
|
|
/* Exchange instructions.
|
| 175 |
|
|
xchg commutes: we allow both operand orders.
|
| 176 |
|
|
|
| 177 |
|
|
In the 64bit code, xchg eax, eax is reused for new nop instruction.
|
| 178 |
|
|
*/
|
| 179 |
|
|
{"xchg", 2, 0x90, X, CpuNo64, wl_Suf|ShortForm, { WordReg, Acc, 0 } },
|
| 180 |
|
|
{"xchg", 2, 0x90, X, CpuNo64, wl_Suf|ShortForm, { Acc, WordReg, 0 } },
|
| 181 |
|
|
{"xchg", 2, 0x86, X, 0, bwlq_Suf|W|Modrm, { Reg, Reg|AnyMem, 0 } },
|
| 182 |
|
|
{"xchg", 2, 0x86, X, 0, bwlq_Suf|W|Modrm, { Reg|AnyMem, Reg, 0 } },
|
| 183 |
|
|
|
| 184 |
|
|
/* In/out from ports. */
|
| 185 |
|
|
{"in", 2, 0xe4, X, 0, bwlq_Suf|W, { Imm8, Acc, 0 } },
|
| 186 |
|
|
{"in", 2, 0xec, X, 0, bwlq_Suf|W, { InOutPortReg, Acc, 0 } },
|
| 187 |
|
|
{"in", 1, 0xe4, X, 0, bwlq_Suf|W, { Imm8, 0, 0 } },
|
| 188 |
|
|
{"in", 1, 0xec, X, 0, bwlq_Suf|W, { InOutPortReg, 0, 0 } },
|
| 189 |
|
|
{"out", 2, 0xe6, X, 0, bwlq_Suf|W, { Acc, Imm8, 0 } },
|
| 190 |
|
|
{"out", 2, 0xee, X, 0, bwlq_Suf|W, { Acc, InOutPortReg, 0 } },
|
| 191 |
|
|
{"out", 1, 0xe6, X, 0, bwlq_Suf|W, { Imm8, 0, 0 } },
|
| 192 |
|
|
{"out", 1, 0xee, X, 0, bwlq_Suf|W, { InOutPortReg, 0, 0 } },
|
| 193 |
|
|
|
| 194 |
|
|
/* Load effective address. */
|
| 195 |
|
|
{"lea", 2, 0x8d, X, 0, wlq_Suf|Modrm, { WordMem, WordReg, 0 } },
|
| 196 |
|
|
|
| 197 |
|
|
/* Load segment registers from memory. */
|
| 198 |
|
|
{"lds", 2, 0xc5, X, CpuNo64, wlq_Suf|Modrm, { WordMem, WordReg, 0} },
|
| 199 |
|
|
{"les", 2, 0xc4, X, CpuNo64, wlq_Suf|Modrm, { WordMem, WordReg, 0} },
|
| 200 |
|
|
{"lfs", 2, 0x0fb4, X, Cpu386, wlq_Suf|Modrm, { WordMem, WordReg, 0} },
|
| 201 |
|
|
{"lgs", 2, 0x0fb5, X, Cpu386, wlq_Suf|Modrm, { WordMem, WordReg, 0} },
|
| 202 |
|
|
{"lss", 2, 0x0fb2, X, Cpu386, wlq_Suf|Modrm, { WordMem, WordReg, 0} },
|
| 203 |
|
|
|
| 204 |
|
|
/* Flags register instructions. */
|
| 205 |
|
|
{"clc", 0, 0xf8, X, 0, NoSuf, { 0, 0, 0} },
|
| 206 |
|
|
{"cld", 0, 0xfc, X, 0, NoSuf, { 0, 0, 0} },
|
| 207 |
|
|
{"cli", 0, 0xfa, X, 0, NoSuf, { 0, 0, 0} },
|
| 208 |
|
|
{"clts", 0, 0x0f06, X, Cpu286, NoSuf, { 0, 0, 0} },
|
| 209 |
|
|
{"cmc", 0, 0xf5, X, 0, NoSuf, { 0, 0, 0} },
|
| 210 |
|
|
{"lahf", 0, 0x9f, X, CpuNo64,NoSuf, { 0, 0, 0} },
|
| 211 |
|
|
{"sahf", 0, 0x9e, X, CpuNo64,NoSuf, { 0, 0, 0} },
|
| 212 |
|
|
{"pushf", 0, 0x9c, X, CpuNo64,wlq_Suf|DefaultSize, { 0, 0, 0} },
|
| 213 |
|
|
{"pushf", 0, 0x9c, X, Cpu64, q_Suf|DefaultSize|NoRex64,{ 0, 0, 0} },
|
| 214 |
|
|
{"popf", 0, 0x9d, X, CpuNo64,wlq_Suf|DefaultSize, { 0, 0, 0} },
|
| 215 |
|
|
{"popf", 0, 0x9d, X, Cpu64, q_Suf|DefaultSize|NoRex64,{ 0, 0, 0} },
|
| 216 |
|
|
{"stc", 0, 0xf9, X, 0, NoSuf, { 0, 0, 0} },
|
| 217 |
|
|
{"std", 0, 0xfd, X, 0, NoSuf, { 0, 0, 0} },
|
| 218 |
|
|
{"sti", 0, 0xfb, X, 0, NoSuf, { 0, 0, 0} },
|
| 219 |
|
|
|
| 220 |
|
|
/* Arithmetic. */
|
| 221 |
|
|
{"add", 2, 0x00, X, 0, bwlq_Suf|D|W|Modrm, { Reg, Reg|AnyMem, 0} },
|
| 222 |
|
|
{"add", 2, 0x83, 0, 0, wlq_Suf|Modrm, { Imm8S, WordReg|WordMem, 0} },
|
| 223 |
|
|
{"add", 2, 0x04, X, 0, bwlq_Suf|W, { EncImm, Acc, 0} },
|
| 224 |
|
|
{"add", 2, 0x80, 0, 0, bwlq_Suf|W|Modrm, { EncImm, Reg|AnyMem, 0} },
|
| 225 |
|
|
|
| 226 |
|
|
{"inc", 1, 0x40, X, CpuNo64,wl_Suf|ShortForm, { WordReg, 0, 0} },
|
| 227 |
|
|
{"inc", 1, 0xfe, 0, 0, bwlq_Suf|W|Modrm, { Reg|AnyMem, 0, 0} },
|
| 228 |
|
|
|
| 229 |
|
|
{"sub", 2, 0x28, X, 0, bwlq_Suf|D|W|Modrm, { Reg, Reg|AnyMem, 0} },
|
| 230 |
|
|
{"sub", 2, 0x83, 5, 0, wlq_Suf|Modrm, { Imm8S, WordReg|WordMem, 0} },
|
| 231 |
|
|
{"sub", 2, 0x2c, X, 0, bwlq_Suf|W, { EncImm, Acc, 0} },
|
| 232 |
|
|
{"sub", 2, 0x80, 5, 0, bwlq_Suf|W|Modrm, { EncImm, Reg|AnyMem, 0} },
|
| 233 |
|
|
|
| 234 |
|
|
{"dec", 1, 0x48, X, CpuNo64, wl_Suf|ShortForm, { WordReg, 0, 0} },
|
| 235 |
|
|
{"dec", 1, 0xfe, 1, 0, bwlq_Suf|W|Modrm, { Reg|AnyMem, 0, 0} },
|
| 236 |
|
|
|
| 237 |
|
|
{"sbb", 2, 0x18, X, 0, bwlq_Suf|D|W|Modrm, { Reg, Reg|AnyMem, 0} },
|
| 238 |
|
|
{"sbb", 2, 0x83, 3, 0, wlq_Suf|Modrm, { Imm8S, WordReg|WordMem, 0} },
|
| 239 |
|
|
{"sbb", 2, 0x1c, X, 0, bwlq_Suf|W, { EncImm, Acc, 0} },
|
| 240 |
|
|
{"sbb", 2, 0x80, 3, 0, bwlq_Suf|W|Modrm, { EncImm, Reg|AnyMem, 0} },
|
| 241 |
|
|
|
| 242 |
|
|
{"cmp", 2, 0x38, X, 0, bwlq_Suf|D|W|Modrm, { Reg, Reg|AnyMem, 0} },
|
| 243 |
|
|
{"cmp", 2, 0x83, 7, 0, wlq_Suf|Modrm, { Imm8S, WordReg|WordMem, 0} },
|
| 244 |
|
|
{"cmp", 2, 0x3c, X, 0, bwlq_Suf|W, { EncImm, Acc, 0} },
|
| 245 |
|
|
{"cmp", 2, 0x80, 7, 0, bwlq_Suf|W|Modrm, { EncImm, Reg|AnyMem, 0} },
|
| 246 |
|
|
|
| 247 |
|
|
{"test", 2, 0x84, X, 0, bwlq_Suf|W|Modrm, { Reg|AnyMem, Reg, 0} },
|
| 248 |
|
|
{"test", 2, 0x84, X, 0, bwlq_Suf|W|Modrm, { Reg, Reg|AnyMem, 0} },
|
| 249 |
|
|
{"test", 2, 0xa8, X, 0, bwlq_Suf|W, { EncImm, Acc, 0} },
|
| 250 |
|
|
{"test", 2, 0xf6, 0, 0, bwlq_Suf|W|Modrm, { EncImm, Reg|AnyMem, 0} },
|
| 251 |
|
|
|
| 252 |
|
|
{"and", 2, 0x20, X, 0, bwlq_Suf|D|W|Modrm, { Reg, Reg|AnyMem, 0} },
|
| 253 |
|
|
{"and", 2, 0x83, 4, 0, wlq_Suf|Modrm, { Imm8S, WordReg|WordMem, 0} },
|
| 254 |
|
|
{"and", 2, 0x24, X, 0, bwlq_Suf|W, { EncImm, Acc, 0} },
|
| 255 |
|
|
{"and", 2, 0x80, 4, 0, bwlq_Suf|W|Modrm, { EncImm, Reg|AnyMem, 0} },
|
| 256 |
|
|
|
| 257 |
|
|
{"or", 2, 0x08, X, 0, bwlq_Suf|D|W|Modrm, { Reg, Reg|AnyMem, 0} },
|
| 258 |
|
|
{"or", 2, 0x83, 1, 0, wlq_Suf|Modrm, { Imm8S, WordReg|WordMem, 0} },
|
| 259 |
|
|
{"or", 2, 0x0c, X, 0, bwlq_Suf|W, { EncImm, Acc, 0} },
|
| 260 |
|
|
{"or", 2, 0x80, 1, 0, bwlq_Suf|W|Modrm, { EncImm, Reg|AnyMem, 0} },
|
| 261 |
|
|
|
| 262 |
|
|
{"xor", 2, 0x30, X, 0, bwlq_Suf|D|W|Modrm, { Reg, Reg|AnyMem, 0} },
|
| 263 |
|
|
{"xor", 2, 0x83, 6, 0, wlq_Suf|Modrm, { Imm8S, WordReg|WordMem, 0} },
|
| 264 |
|
|
{"xor", 2, 0x34, X, 0, bwlq_Suf|W, { EncImm, Acc, 0} },
|
| 265 |
|
|
{"xor", 2, 0x80, 6, 0, bwlq_Suf|W|Modrm, { EncImm, Reg|AnyMem, 0} },
|
| 266 |
|
|
|
| 267 |
|
|
/* clr with 1 operand is really xor with 2 operands. */
|
| 268 |
|
|
{"clr", 1, 0x30, X, 0, bwlq_Suf|W|Modrm|regKludge, { Reg, 0, 0 } },
|
| 269 |
|
|
|
| 270 |
|
|
{"adc", 2, 0x10, X, 0, bwlq_Suf|D|W|Modrm, { Reg, Reg|AnyMem, 0} },
|
| 271 |
|
|
{"adc", 2, 0x83, 2, 0, wlq_Suf|Modrm, { Imm8S, WordReg|WordMem, 0} },
|
| 272 |
|
|
{"adc", 2, 0x14, X, 0, bwlq_Suf|W, { EncImm, Acc, 0} },
|
| 273 |
|
|
{"adc", 2, 0x80, 2, 0, bwlq_Suf|W|Modrm, { EncImm, Reg|AnyMem, 0} },
|
| 274 |
|
|
|
| 275 |
|
|
{"neg", 1, 0xf6, 3, 0, bwlq_Suf|W|Modrm, { Reg|AnyMem, 0, 0} },
|
| 276 |
|
|
{"not", 1, 0xf6, 2, 0, bwlq_Suf|W|Modrm, { Reg|AnyMem, 0, 0} },
|
| 277 |
|
|
|
| 278 |
|
|
{"aaa", 0, 0x37, X, 0, NoSuf, { 0, 0, 0} },
|
| 279 |
|
|
{"aas", 0, 0x3f, X, 0, NoSuf, { 0, 0, 0} },
|
| 280 |
|
|
{"daa", 0, 0x27, X, 0, NoSuf, { 0, 0, 0} },
|
| 281 |
|
|
{"das", 0, 0x2f, X, 0, NoSuf, { 0, 0, 0} },
|
| 282 |
|
|
{"aad", 0, 0xd50a, X, 0, NoSuf, { 0, 0, 0} },
|
| 283 |
|
|
{"aad", 1, 0xd5, X, 0, NoSuf, { Imm8S, 0, 0} },
|
| 284 |
|
|
{"aam", 0, 0xd40a, X, 0, NoSuf, { 0, 0, 0} },
|
| 285 |
|
|
{"aam", 1, 0xd4, X, 0, NoSuf, { Imm8S, 0, 0} },
|
| 286 |
|
|
|
| 287 |
|
|
/* Conversion insns. */
|
| 288 |
|
|
/* Intel naming */
|
| 289 |
|
|
{"cbw", 0, 0x98, X, 0, NoSuf|Size16, { 0, 0, 0} },
|
| 290 |
|
|
{"cdqe", 0, 0x98, X, Cpu64, NoSuf|Size64, { 0, 0, 0} },
|
| 291 |
|
|
{"cwde", 0, 0x98, X, 0, NoSuf|Size32, { 0, 0, 0} },
|
| 292 |
|
|
{"cwd", 0, 0x99, X, 0, NoSuf|Size16, { 0, 0, 0} },
|
| 293 |
|
|
{"cdq", 0, 0x99, X, 0, NoSuf|Size32, { 0, 0, 0} },
|
| 294 |
|
|
{"cqo", 0, 0x99, X, Cpu64, NoSuf|Size64, { 0, 0, 0} },
|
| 295 |
|
|
/* AT&T naming */
|
| 296 |
|
|
{"cbtw", 0, 0x98, X, 0, NoSuf|Size16, { 0, 0, 0} },
|
| 297 |
|
|
{"cltq", 0, 0x98, X, Cpu64, NoSuf|Size64, { 0, 0, 0} },
|
| 298 |
|
|
{"cwtl", 0, 0x98, X, 0, NoSuf|Size32, { 0, 0, 0} },
|
| 299 |
|
|
{"cwtd", 0, 0x99, X, 0, NoSuf|Size16, { 0, 0, 0} },
|
| 300 |
|
|
{"cltd", 0, 0x99, X, 0, NoSuf|Size32, { 0, 0, 0} },
|
| 301 |
|
|
{"cqto", 0, 0x99, X, Cpu64, NoSuf|Size64, { 0, 0, 0} },
|
| 302 |
|
|
|
| 303 |
|
|
/* Warning! the mul/imul (opcode 0xf6) must only have 1 operand! They are
|
| 304 |
|
|
expanding 64-bit multiplies, and *cannot* be selected to accomplish
|
| 305 |
|
|
'imul %ebx, %eax' (opcode 0x0faf must be used in this case)
|
| 306 |
|
|
These multiplies can only be selected with single operand forms. */
|
| 307 |
|
|
{"mul", 1, 0xf6, 4, 0, bwlq_Suf|W|Modrm, { Reg|AnyMem, 0, 0} },
|
| 308 |
|
|
{"imul", 1, 0xf6, 5, 0, bwlq_Suf|W|Modrm, { Reg|AnyMem, 0, 0} },
|
| 309 |
|
|
{"imul", 2, 0x0faf, X, Cpu386, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
| 310 |
|
|
{"imul", 3, 0x6b, X, Cpu186, wlq_Suf|Modrm, { Imm8S, WordReg|WordMem, WordReg} },
|
| 311 |
|
|
{"imul", 3, 0x69, X, Cpu186, wlq_Suf|Modrm, { Imm16|Imm32S|Imm32, WordReg|WordMem, WordReg} },
|
| 312 |
|
|
/* imul with 2 operands mimics imul with 3 by putting the register in
|
| 313 |
|
|
both i.rm.reg & i.rm.regmem fields. regKludge enables this
|
| 314 |
|
|
transformation. */
|
| 315 |
|
|
{"imul", 2, 0x6b, X, Cpu186, wlq_Suf|Modrm|regKludge,{ Imm8S, WordReg, 0} },
|
| 316 |
|
|
{"imul", 2, 0x69, X, Cpu186, wlq_Suf|Modrm|regKludge,{ Imm16|Imm32S|Imm32, WordReg, 0} },
|
| 317 |
|
|
|
| 318 |
|
|
{"div", 1, 0xf6, 6, 0, bwlq_Suf|W|Modrm, { Reg|AnyMem, 0, 0} },
|
| 319 |
|
|
{"div", 2, 0xf6, 6, 0, bwlq_Suf|W|Modrm, { Reg|AnyMem, Acc, 0} },
|
| 320 |
|
|
{"idiv", 1, 0xf6, 7, 0, bwlq_Suf|W|Modrm, { Reg|AnyMem, 0, 0} },
|
| 321 |
|
|
{"idiv", 2, 0xf6, 7, 0, bwlq_Suf|W|Modrm, { Reg|AnyMem, Acc, 0} },
|
| 322 |
|
|
|
| 323 |
|
|
{"rol", 2, 0xd0, 0, 0, bwlq_Suf|W|Modrm, { Imm1, Reg|AnyMem, 0} },
|
| 324 |
|
|
{"rol", 2, 0xc0, 0, Cpu186, bwlq_Suf|W|Modrm, { Imm8, Reg|AnyMem, 0} },
|
| 325 |
|
|
{"rol", 2, 0xd2, 0, 0, bwlq_Suf|W|Modrm, { ShiftCount, Reg|AnyMem, 0} },
|
| 326 |
|
|
{"rol", 1, 0xd0, 0, 0, bwlq_Suf|W|Modrm, { Reg|AnyMem, 0, 0} },
|
| 327 |
|
|
|
| 328 |
|
|
{"ror", 2, 0xd0, 1, 0, bwlq_Suf|W|Modrm, { Imm1, Reg|AnyMem, 0} },
|
| 329 |
|
|
{"ror", 2, 0xc0, 1, Cpu186, bwlq_Suf|W|Modrm, { Imm8, Reg|AnyMem, 0} },
|
| 330 |
|
|
{"ror", 2, 0xd2, 1, 0, bwlq_Suf|W|Modrm, { ShiftCount, Reg|AnyMem, 0} },
|
| 331 |
|
|
{"ror", 1, 0xd0, 1, 0, bwlq_Suf|W|Modrm, { Reg|AnyMem, 0, 0} },
|
| 332 |
|
|
|
| 333 |
|
|
{"rcl", 2, 0xd0, 2, 0, bwlq_Suf|W|Modrm, { Imm1, Reg|AnyMem, 0} },
|
| 334 |
|
|
{"rcl", 2, 0xc0, 2, Cpu186, bwlq_Suf|W|Modrm, { Imm8, Reg|AnyMem, 0} },
|
| 335 |
|
|
{"rcl", 2, 0xd2, 2, 0, bwlq_Suf|W|Modrm, { ShiftCount, Reg|AnyMem, 0} },
|
| 336 |
|
|
{"rcl", 1, 0xd0, 2, 0, bwlq_Suf|W|Modrm, { Reg|AnyMem, 0, 0} },
|
| 337 |
|
|
|
| 338 |
|
|
{"rcr", 2, 0xd0, 3, 0, bwlq_Suf|W|Modrm, { Imm1, Reg|AnyMem, 0} },
|
| 339 |
|
|
{"rcr", 2, 0xc0, 3, Cpu186, bwlq_Suf|W|Modrm, { Imm8, Reg|AnyMem, 0} },
|
| 340 |
|
|
{"rcr", 2, 0xd2, 3, 0, bwlq_Suf|W|Modrm, { ShiftCount, Reg|AnyMem, 0} },
|
| 341 |
|
|
{"rcr", 1, 0xd0, 3, 0, bwlq_Suf|W|Modrm, { Reg|AnyMem, 0, 0} },
|
| 342 |
|
|
|
| 343 |
|
|
{"sal", 2, 0xd0, 4, 0, bwlq_Suf|W|Modrm, { Imm1, Reg|AnyMem, 0} },
|
| 344 |
|
|
{"sal", 2, 0xc0, 4, Cpu186, bwlq_Suf|W|Modrm, { Imm8, Reg|AnyMem, 0} },
|
| 345 |
|
|
{"sal", 2, 0xd2, 4, 0, bwlq_Suf|W|Modrm, { ShiftCount, Reg|AnyMem, 0} },
|
| 346 |
|
|
{"sal", 1, 0xd0, 4, 0, bwlq_Suf|W|Modrm, { Reg|AnyMem, 0, 0} },
|
| 347 |
|
|
|
| 348 |
|
|
{"shl", 2, 0xd0, 4, 0, bwlq_Suf|W|Modrm, { Imm1, Reg|AnyMem, 0} },
|
| 349 |
|
|
{"shl", 2, 0xc0, 4, Cpu186, bwlq_Suf|W|Modrm, { Imm8, Reg|AnyMem, 0} },
|
| 350 |
|
|
{"shl", 2, 0xd2, 4, 0, bwlq_Suf|W|Modrm, { ShiftCount, Reg|AnyMem, 0} },
|
| 351 |
|
|
{"shl", 1, 0xd0, 4, 0, bwlq_Suf|W|Modrm, { Reg|AnyMem, 0, 0} },
|
| 352 |
|
|
|
| 353 |
|
|
{"shr", 2, 0xd0, 5, 0, bwlq_Suf|W|Modrm, { Imm1, Reg|AnyMem, 0} },
|
| 354 |
|
|
{"shr", 2, 0xc0, 5, Cpu186, bwlq_Suf|W|Modrm, { Imm8, Reg|AnyMem, 0} },
|
| 355 |
|
|
{"shr", 2, 0xd2, 5, 0, bwlq_Suf|W|Modrm, { ShiftCount, Reg|AnyMem, 0} },
|
| 356 |
|
|
{"shr", 1, 0xd0, 5, 0, bwlq_Suf|W|Modrm, { Reg|AnyMem, 0, 0} },
|
| 357 |
|
|
|
| 358 |
|
|
{"sar", 2, 0xd0, 7, 0, bwlq_Suf|W|Modrm, { Imm1, Reg|AnyMem, 0} },
|
| 359 |
|
|
{"sar", 2, 0xc0, 7, Cpu186, bwlq_Suf|W|Modrm, { Imm8, Reg|AnyMem, 0} },
|
| 360 |
|
|
{"sar", 2, 0xd2, 7, 0, bwlq_Suf|W|Modrm, { ShiftCount, Reg|AnyMem, 0} },
|
| 361 |
|
|
{"sar", 1, 0xd0, 7, 0, bwlq_Suf|W|Modrm, { Reg|AnyMem, 0, 0} },
|
| 362 |
|
|
|
| 363 |
|
|
{"shld", 3, 0x0fa4, X, Cpu386, wlq_Suf|Modrm, { Imm8, WordReg, WordReg|WordMem} },
|
| 364 |
|
|
{"shld", 3, 0x0fa5, X, Cpu386, wlq_Suf|Modrm, { ShiftCount, WordReg, WordReg|WordMem} },
|
| 365 |
|
|
{"shld", 2, 0x0fa5, X, Cpu386, wlq_Suf|Modrm, { WordReg, WordReg|WordMem, 0} },
|
| 366 |
|
|
|
| 367 |
|
|
{"shrd", 3, 0x0fac, X, Cpu386, wlq_Suf|Modrm, { Imm8, WordReg, WordReg|WordMem} },
|
| 368 |
|
|
{"shrd", 3, 0x0fad, X, Cpu386, wlq_Suf|Modrm, { ShiftCount, WordReg, WordReg|WordMem} },
|
| 369 |
|
|
{"shrd", 2, 0x0fad, X, Cpu386, wlq_Suf|Modrm, { WordReg, WordReg|WordMem, 0} },
|
| 370 |
|
|
|
| 371 |
|
|
/* Control transfer instructions. */
|
| 372 |
|
|
{"call", 1, 0xe8, X, 0, wlq_Suf|JumpDword|DefaultSize, { Disp16|Disp32, 0, 0} },
|
| 373 |
|
|
{"call", 1, 0xff, 2, 0, wlq_Suf|Modrm|DefaultSize, { WordReg|WordMem|JumpAbsolute, 0, 0} },
|
| 374 |
|
|
/* Intel Syntax */
|
| 375 |
|
|
{"call", 2, 0x9a, X, CpuNo64,wlq_Suf|JumpInterSegment|DefaultSize, { Imm16, Imm16|Imm32, 0} },
|
| 376 |
|
|
/* Intel Syntax */
|
| 377 |
|
|
{"call", 1, 0xff, 3, 0, x_Suf|Modrm|DefaultSize, { WordMem, 0, 0} },
|
| 378 |
|
|
{"lcall", 2, 0x9a, X, CpuNo64, wl_Suf|JumpInterSegment|DefaultSize, { Imm16, Imm16|Imm32, 0} },
|
| 379 |
|
|
{"lcall", 1, 0xff, 3, CpuNo64, wl_Suf|Modrm|DefaultSize, { WordMem|JumpAbsolute, 0, 0} },
|
| 380 |
|
|
{"lcall", 1, 0xff, 3, Cpu64, q_Suf|Modrm|DefaultSize|NoRex64,{ WordMem|JumpAbsolute, 0, 0} },
|
| 381 |
|
|
|
| 382 |
|
|
#define JUMP_PC_RELATIVE 0xeb
|
| 383 |
|
|
{"jmp", 1, 0xeb, X, 0, NoSuf|Jump, { Disp, 0, 0} },
|
| 384 |
|
|
{"jmp", 1, 0xff, 4, 0, wlq_Suf|Modrm, { WordReg|WordMem|JumpAbsolute, 0, 0} },
|
| 385 |
|
|
/* Intel Syntax */
|
| 386 |
|
|
{"jmp", 2, 0xea, X, CpuNo64,wl_Suf|JumpInterSegment, { Imm16, Imm16|Imm32, 0} },
|
| 387 |
|
|
/* Intel Syntax */
|
| 388 |
|
|
{"jmp", 1, 0xff, 5, 0, x_Suf|Modrm, { WordMem, 0, 0} },
|
| 389 |
|
|
{"ljmp", 2, 0xea, X, CpuNo64, wl_Suf|JumpInterSegment, { Imm16, Imm16|Imm32, 0} },
|
| 390 |
|
|
{"ljmp", 1, 0xff, 5, CpuNo64, wl_Suf|Modrm, { WordMem|JumpAbsolute, 0, 0} },
|
| 391 |
|
|
{"ljmp", 1, 0xff, 5, Cpu64, q_Suf|Modrm|NoRex64, { WordMem|JumpAbsolute, 0, 0} },
|
| 392 |
|
|
|
| 393 |
|
|
{"ret", 0, 0xc3, X, CpuNo64,wlq_Suf|DefaultSize, { 0, 0, 0} },
|
| 394 |
|
|
{"ret", 1, 0xc2, X, CpuNo64,wlq_Suf|DefaultSize, { Imm16, 0, 0} },
|
| 395 |
|
|
{"ret", 0, 0xc3, X, Cpu64, q_Suf|DefaultSize|NoRex64,{ 0, 0, 0} },
|
| 396 |
|
|
{"ret", 1, 0xc2, X, Cpu64, q_Suf|DefaultSize|NoRex64,{ Imm16, 0, 0} },
|
| 397 |
|
|
{"lret", 0, 0xcb, X, 0, wlq_Suf|DefaultSize, { 0, 0, 0} },
|
| 398 |
|
|
{"lret", 1, 0xca, X, 0, wlq_Suf|DefaultSize, { Imm16, 0, 0} },
|
| 399 |
|
|
{"enter", 2, 0xc8, X, Cpu186, wlq_Suf|DefaultSize, { Imm16, Imm8, 0} },
|
| 400 |
|
|
{"leave", 0, 0xc9, X, Cpu186, wlq_Suf|DefaultSize, { 0, 0, 0} },
|
| 401 |
|
|
|
| 402 |
|
|
/* Conditional jumps. */
|
| 403 |
|
|
{"jo", 1, 0x70, X, 0, NoSuf|Jump, { Disp, 0, 0} },
|
| 404 |
|
|
{"jno", 1, 0x71, X, 0, NoSuf|Jump, { Disp, 0, 0} },
|
| 405 |
|
|
{"jb", 1, 0x72, X, 0, NoSuf|Jump, { Disp, 0, 0} },
|
| 406 |
|
|
{"jc", 1, 0x72, X, 0, NoSuf|Jump, { Disp, 0, 0} },
|
| 407 |
|
|
{"jnae", 1, 0x72, X, 0, NoSuf|Jump, { Disp, 0, 0} },
|
| 408 |
|
|
{"jnb", 1, 0x73, X, 0, NoSuf|Jump, { Disp, 0, 0} },
|
| 409 |
|
|
{"jnc", 1, 0x73, X, 0, NoSuf|Jump, { Disp, 0, 0} },
|
| 410 |
|
|
{"jae", 1, 0x73, X, 0, NoSuf|Jump, { Disp, 0, 0} },
|
| 411 |
|
|
{"je", 1, 0x74, X, 0, NoSuf|Jump, { Disp, 0, 0} },
|
| 412 |
|
|
{"jz", 1, 0x74, X, 0, NoSuf|Jump, { Disp, 0, 0} },
|
| 413 |
|
|
{"jne", 1, 0x75, X, 0, NoSuf|Jump, { Disp, 0, 0} },
|
| 414 |
|
|
{"jnz", 1, 0x75, X, 0, NoSuf|Jump, { Disp, 0, 0} },
|
| 415 |
|
|
{"jbe", 1, 0x76, X, 0, NoSuf|Jump, { Disp, 0, 0} },
|
| 416 |
|
|
{"jna", 1, 0x76, X, 0, NoSuf|Jump, { Disp, 0, 0} },
|
| 417 |
|
|
{"jnbe", 1, 0x77, X, 0, NoSuf|Jump, { Disp, 0, 0} },
|
| 418 |
|
|
{"ja", 1, 0x77, X, 0, NoSuf|Jump, { Disp, 0, 0} },
|
| 419 |
|
|
{"js", 1, 0x78, X, 0, NoSuf|Jump, { Disp, 0, 0} },
|
| 420 |
|
|
{"jns", 1, 0x79, X, 0, NoSuf|Jump, { Disp, 0, 0} },
|
| 421 |
|
|
{"jp", 1, 0x7a, X, 0, NoSuf|Jump, { Disp, 0, 0} },
|
| 422 |
|
|
{"jpe", 1, 0x7a, X, 0, NoSuf|Jump, { Disp, 0, 0} },
|
| 423 |
|
|
{"jnp", 1, 0x7b, X, 0, NoSuf|Jump, { Disp, 0, 0} },
|
| 424 |
|
|
{"jpo", 1, 0x7b, X, 0, NoSuf|Jump, { Disp, 0, 0} },
|
| 425 |
|
|
{"jl", 1, 0x7c, X, 0, NoSuf|Jump, { Disp, 0, 0} },
|
| 426 |
|
|
{"jnge", 1, 0x7c, X, 0, NoSuf|Jump, { Disp, 0, 0} },
|
| 427 |
|
|
{"jnl", 1, 0x7d, X, 0, NoSuf|Jump, { Disp, 0, 0} },
|
| 428 |
|
|
{"jge", 1, 0x7d, X, 0, NoSuf|Jump, { Disp, 0, 0} },
|
| 429 |
|
|
{"jle", 1, 0x7e, X, 0, NoSuf|Jump, { Disp, 0, 0} },
|
| 430 |
|
|
{"jng", 1, 0x7e, X, 0, NoSuf|Jump, { Disp, 0, 0} },
|
| 431 |
|
|
{"jnle", 1, 0x7f, X, 0, NoSuf|Jump, { Disp, 0, 0} },
|
| 432 |
|
|
{"jg", 1, 0x7f, X, 0, NoSuf|Jump, { Disp, 0, 0} },
|
| 433 |
|
|
|
| 434 |
|
|
/* jcxz vs. jecxz is chosen on the basis of the address size prefix. */
|
| 435 |
|
|
{"jcxz", 1, 0xe3, X, 0, NoSuf|JumpByte|Size16, { Disp, 0, 0} },
|
| 436 |
|
|
{"jecxz", 1, 0xe3, X, 0, NoSuf|JumpByte|Size32, { Disp, 0, 0} },
|
| 437 |
|
|
|
| 438 |
|
|
/* The loop instructions also use the address size prefix to select
|
| 439 |
|
|
%cx rather than %ecx for the loop count, so the `w' form of these
|
| 440 |
|
|
instructions emit an address size prefix rather than a data size
|
| 441 |
|
|
prefix. */
|
| 442 |
|
|
{"loop", 1, 0xe2, X, 0, wlq_Suf|JumpByte, { Disp, 0, 0} },
|
| 443 |
|
|
{"loopz", 1, 0xe1, X, 0, wlq_Suf|JumpByte, { Disp, 0, 0} },
|
| 444 |
|
|
{"loope", 1, 0xe1, X, 0, wlq_Suf|JumpByte, { Disp, 0, 0} },
|
| 445 |
|
|
{"loopnz", 1, 0xe0, X, 0, wlq_Suf|JumpByte, { Disp, 0, 0} },
|
| 446 |
|
|
{"loopne", 1, 0xe0, X, 0, wlq_Suf|JumpByte, { Disp, 0, 0} },
|
| 447 |
|
|
|
| 448 |
|
|
/* Set byte on flag instructions. */
|
| 449 |
|
|
{"seto", 1, 0x0f90, 0, Cpu386, b_Suf|Modrm, { Reg8|ByteMem, 0, 0} },
|
| 450 |
|
|
{"setno", 1, 0x0f91, 0, Cpu386, b_Suf|Modrm, { Reg8|ByteMem, 0, 0} },
|
| 451 |
|
|
{"setb", 1, 0x0f92, 0, Cpu386, b_Suf|Modrm, { Reg8|ByteMem, 0, 0} },
|
| 452 |
|
|
{"setc", 1, 0x0f92, 0, Cpu386, b_Suf|Modrm, { Reg8|ByteMem, 0, 0} },
|
| 453 |
|
|
{"setnae", 1, 0x0f92, 0, Cpu386, b_Suf|Modrm, { Reg8|ByteMem, 0, 0} },
|
| 454 |
|
|
{"setnb", 1, 0x0f93, 0, Cpu386, b_Suf|Modrm, { Reg8|ByteMem, 0, 0} },
|
| 455 |
|
|
{"setnc", 1, 0x0f93, 0, Cpu386, b_Suf|Modrm, { Reg8|ByteMem, 0, 0} },
|
| 456 |
|
|
{"setae", 1, 0x0f93, 0, Cpu386, b_Suf|Modrm, { Reg8|ByteMem, 0, 0} },
|
| 457 |
|
|
{"sete", 1, 0x0f94, 0, Cpu386, b_Suf|Modrm, { Reg8|ByteMem, 0, 0} },
|
| 458 |
|
|
{"setz", 1, 0x0f94, 0, Cpu386, b_Suf|Modrm, { Reg8|ByteMem, 0, 0} },
|
| 459 |
|
|
{"setne", 1, 0x0f95, 0, Cpu386, b_Suf|Modrm, { Reg8|ByteMem, 0, 0} },
|
| 460 |
|
|
{"setnz", 1, 0x0f95, 0, Cpu386, b_Suf|Modrm, { Reg8|ByteMem, 0, 0} },
|
| 461 |
|
|
{"setbe", 1, 0x0f96, 0, Cpu386, b_Suf|Modrm, { Reg8|ByteMem, 0, 0} },
|
| 462 |
|
|
{"setna", 1, 0x0f96, 0, Cpu386, b_Suf|Modrm, { Reg8|ByteMem, 0, 0} },
|
| 463 |
|
|
{"setnbe", 1, 0x0f97, 0, Cpu386, b_Suf|Modrm, { Reg8|ByteMem, 0, 0} },
|
| 464 |
|
|
{"seta", 1, 0x0f97, 0, Cpu386, b_Suf|Modrm, { Reg8|ByteMem, 0, 0} },
|
| 465 |
|
|
{"sets", 1, 0x0f98, 0, Cpu386, b_Suf|Modrm, { Reg8|ByteMem, 0, 0} },
|
| 466 |
|
|
{"setns", 1, 0x0f99, 0, Cpu386, b_Suf|Modrm, { Reg8|ByteMem, 0, 0} },
|
| 467 |
|
|
{"setp", 1, 0x0f9a, 0, Cpu386, b_Suf|Modrm, { Reg8|ByteMem, 0, 0} },
|
| 468 |
|
|
{"setpe", 1, 0x0f9a, 0, Cpu386, b_Suf|Modrm, { Reg8|ByteMem, 0, 0} },
|
| 469 |
|
|
{"setnp", 1, 0x0f9b, 0, Cpu386, b_Suf|Modrm, { Reg8|ByteMem, 0, 0} },
|
| 470 |
|
|
{"setpo", 1, 0x0f9b, 0, Cpu386, b_Suf|Modrm, { Reg8|ByteMem, 0, 0} },
|
| 471 |
|
|
{"setl", 1, 0x0f9c, 0, Cpu386, b_Suf|Modrm, { Reg8|ByteMem, 0, 0} },
|
| 472 |
|
|
{"setnge", 1, 0x0f9c, 0, Cpu386, b_Suf|Modrm, { Reg8|ByteMem, 0, 0} },
|
| 473 |
|
|
{"setnl", 1, 0x0f9d, 0, Cpu386, b_Suf|Modrm, { Reg8|ByteMem, 0, 0} },
|
| 474 |
|
|
{"setge", 1, 0x0f9d, 0, Cpu386, b_Suf|Modrm, { Reg8|ByteMem, 0, 0} },
|
| 475 |
|
|
{"setle", 1, 0x0f9e, 0, Cpu386, b_Suf|Modrm, { Reg8|ByteMem, 0, 0} },
|
| 476 |
|
|
{"setng", 1, 0x0f9e, 0, Cpu386, b_Suf|Modrm, { Reg8|ByteMem, 0, 0} },
|
| 477 |
|
|
{"setnle", 1, 0x0f9f, 0, Cpu386, b_Suf|Modrm, { Reg8|ByteMem, 0, 0} },
|
| 478 |
|
|
{"setg", 1, 0x0f9f, 0, Cpu386, b_Suf|Modrm, { Reg8|ByteMem, 0, 0} },
|
| 479 |
|
|
|
| 480 |
|
|
/* String manipulation. */
|
| 481 |
|
|
{"cmps", 0, 0xa6, X, 0, bwlq_Suf|W|IsString, { 0, 0, 0} },
|
| 482 |
|
|
{"cmps", 2, 0xa6, X, 0, bwlq_Suf|W|IsString, { AnyMem|EsSeg, AnyMem, 0} },
|
| 483 |
|
|
{"scmp", 0, 0xa6, X, 0, bwlq_Suf|W|IsString, { 0, 0, 0} },
|
| 484 |
|
|
{"scmp", 2, 0xa6, X, 0, bwlq_Suf|W|IsString, { AnyMem|EsSeg, AnyMem, 0} },
|
| 485 |
|
|
{"ins", 0, 0x6c, X, Cpu186, bwlq_Suf|W|IsString, { 0, 0, 0} },
|
| 486 |
|
|
{"ins", 2, 0x6c, X, Cpu186, bwlq_Suf|W|IsString, { InOutPortReg, AnyMem|EsSeg, 0} },
|
| 487 |
|
|
{"outs", 0, 0x6e, X, Cpu186, bwlq_Suf|W|IsString, { 0, 0, 0} },
|
| 488 |
|
|
{"outs", 2, 0x6e, X, Cpu186, bwlq_Suf|W|IsString, { AnyMem, InOutPortReg, 0} },
|
| 489 |
|
|
{"lods", 0, 0xac, X, 0, bwlq_Suf|W|IsString, { 0, 0, 0} },
|
| 490 |
|
|
{"lods", 1, 0xac, X, 0, bwlq_Suf|W|IsString, { AnyMem, 0, 0} },
|
| 491 |
|
|
{"lods", 2, 0xac, X, 0, bwlq_Suf|W|IsString, { AnyMem, Acc, 0} },
|
| 492 |
|
|
{"slod", 0, 0xac, X, 0, bwlq_Suf|W|IsString, { 0, 0, 0} },
|
| 493 |
|
|
{"slod", 1, 0xac, X, 0, bwlq_Suf|W|IsString, { AnyMem, 0, 0} },
|
| 494 |
|
|
{"slod", 2, 0xac, X, 0, bwlq_Suf|W|IsString, { AnyMem, Acc, 0} },
|
| 495 |
|
|
{"movs", 0, 0xa4, X, 0, bwlq_Suf|W|IsString, { 0, 0, 0} },
|
| 496 |
|
|
{"movs", 2, 0xa4, X, 0, bwlq_Suf|W|IsString, { AnyMem, AnyMem|EsSeg, 0} },
|
| 497 |
|
|
{"smov", 0, 0xa4, X, 0, bwlq_Suf|W|IsString, { 0, 0, 0} },
|
| 498 |
|
|
{"smov", 2, 0xa4, X, 0, bwlq_Suf|W|IsString, { AnyMem, AnyMem|EsSeg, 0} },
|
| 499 |
|
|
{"scas", 0, 0xae, X, 0, bwlq_Suf|W|IsString, { 0, 0, 0} },
|
| 500 |
|
|
{"scas", 1, 0xae, X, 0, bwlq_Suf|W|IsString, { AnyMem|EsSeg, 0, 0} },
|
| 501 |
|
|
{"scas", 2, 0xae, X, 0, bwlq_Suf|W|IsString, { AnyMem|EsSeg, Acc, 0} },
|
| 502 |
|
|
{"ssca", 0, 0xae, X, 0, bwlq_Suf|W|IsString, { 0, 0, 0} },
|
| 503 |
|
|
{"ssca", 1, 0xae, X, 0, bwlq_Suf|W|IsString, { AnyMem|EsSeg, 0, 0} },
|
| 504 |
|
|
{"ssca", 2, 0xae, X, 0, bwlq_Suf|W|IsString, { AnyMem|EsSeg, Acc, 0} },
|
| 505 |
|
|
{"stos", 0, 0xaa, X, 0, bwlq_Suf|W|IsString, { 0, 0, 0} },
|
| 506 |
|
|
{"stos", 1, 0xaa, X, 0, bwlq_Suf|W|IsString, { AnyMem|EsSeg, 0, 0} },
|
| 507 |
|
|
{"stos", 2, 0xaa, X, 0, bwlq_Suf|W|IsString, { Acc, AnyMem|EsSeg, 0} },
|
| 508 |
|
|
{"ssto", 0, 0xaa, X, 0, bwlq_Suf|W|IsString, { 0, 0, 0} },
|
| 509 |
|
|
{"ssto", 1, 0xaa, X, 0, bwlq_Suf|W|IsString, { AnyMem|EsSeg, 0, 0} },
|
| 510 |
|
|
{"ssto", 2, 0xaa, X, 0, bwlq_Suf|W|IsString, { Acc, AnyMem|EsSeg, 0} },
|
| 511 |
|
|
{"xlat", 0, 0xd7, X, 0, b_Suf|IsString, { 0, 0, 0} },
|
| 512 |
|
|
{"xlat", 1, 0xd7, X, 0, b_Suf|IsString, { AnyMem, 0, 0} },
|
| 513 |
|
|
|
| 514 |
|
|
/* Bit manipulation. */
|
| 515 |
|
|
{"bsf", 2, 0x0fbc, X, Cpu386, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
| 516 |
|
|
{"bsr", 2, 0x0fbd, X, Cpu386, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
| 517 |
|
|
{"bt", 2, 0x0fa3, X, Cpu386, wlq_Suf|Modrm, { WordReg, WordReg|WordMem, 0} },
|
| 518 |
|
|
{"bt", 2, 0x0fba, 4, Cpu386, wlq_Suf|Modrm, { Imm8, WordReg|WordMem, 0} },
|
| 519 |
|
|
{"btc", 2, 0x0fbb, X, Cpu386, wlq_Suf|Modrm, { WordReg, WordReg|WordMem, 0} },
|
| 520 |
|
|
{"btc", 2, 0x0fba, 7, Cpu386, wlq_Suf|Modrm, { Imm8, WordReg|WordMem, 0} },
|
| 521 |
|
|
{"btr", 2, 0x0fb3, X, Cpu386, wlq_Suf|Modrm, { WordReg, WordReg|WordMem, 0} },
|
| 522 |
|
|
{"btr", 2, 0x0fba, 6, Cpu386, wlq_Suf|Modrm, { Imm8, WordReg|WordMem, 0} },
|
| 523 |
|
|
{"bts", 2, 0x0fab, X, Cpu386, wlq_Suf|Modrm, { WordReg, WordReg|WordMem, 0} },
|
| 524 |
|
|
{"bts", 2, 0x0fba, 5, Cpu386, wlq_Suf|Modrm, { Imm8, WordReg|WordMem, 0} },
|
| 525 |
|
|
|
| 526 |
|
|
/* Interrupts & op. sys insns. */
|
| 527 |
|
|
/* See gas/config/tc-i386.c for conversion of 'int $3' into the special
|
| 528 |
|
|
int 3 insn. */
|
| 529 |
|
|
#define INT_OPCODE 0xcd
|
| 530 |
|
|
#define INT3_OPCODE 0xcc
|
| 531 |
|
|
{"int", 1, 0xcd, X, 0, NoSuf, { Imm8, 0, 0} },
|
| 532 |
|
|
{"int3", 0, 0xcc, X, 0, NoSuf, { 0, 0, 0} },
|
| 533 |
|
|
{"into", 0, 0xce, X, 0, NoSuf, { 0, 0, 0} },
|
| 534 |
|
|
{"iret", 0, 0xcf, X, 0, wlq_Suf|DefaultSize, { 0, 0, 0} },
|
| 535 |
|
|
/* i386sl, i486sl, later 486, and Pentium. */
|
| 536 |
|
|
{"rsm", 0, 0x0faa, X, Cpu386, NoSuf, { 0, 0, 0} },
|
| 537 |
|
|
|
| 538 |
|
|
{"bound", 2, 0x62, X, Cpu186, wlq_Suf|Modrm, { WordReg, WordMem, 0} },
|
| 539 |
|
|
|
| 540 |
|
|
{"hlt", 0, 0xf4, X, 0, NoSuf, { 0, 0, 0} },
|
| 541 |
|
|
/* nop is actually 'xchgl %eax, %eax'. */
|
| 542 |
|
|
{"nop", 0, 0x90, X, 0, NoSuf, { 0, 0, 0} },
|
| 543 |
|
|
|
| 544 |
|
|
/* Protection control. */
|
| 545 |
|
|
{"arpl", 2, 0x63, X, Cpu286, w_Suf|Modrm|IgnoreSize,{ Reg16, Reg16|ShortMem, 0} },
|
| 546 |
|
|
{"lar", 2, 0x0f02, X, Cpu286, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
| 547 |
|
|
{"lgdt", 1, 0x0f01, 2, Cpu286, wlq_Suf|Modrm, { WordMem, 0, 0} },
|
| 548 |
|
|
{"lidt", 1, 0x0f01, 3, Cpu286, wlq_Suf|Modrm, { WordMem, 0, 0} },
|
| 549 |
|
|
{"lldt", 1, 0x0f00, 2, Cpu286, w_Suf|Modrm|IgnoreSize,{ Reg16|ShortMem, 0, 0} },
|
| 550 |
|
|
{"lmsw", 1, 0x0f01, 6, Cpu286, w_Suf|Modrm|IgnoreSize,{ Reg16|ShortMem, 0, 0} },
|
| 551 |
|
|
{"lsl", 2, 0x0f03, X, Cpu286, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
| 552 |
|
|
{"ltr", 1, 0x0f00, 3, Cpu286, w_Suf|Modrm|IgnoreSize,{ Reg16|ShortMem, 0, 0} },
|
| 553 |
|
|
|
| 554 |
|
|
{"sgdt", 1, 0x0f01, 0, Cpu286, wlq_Suf|Modrm, { WordMem, 0, 0} },
|
| 555 |
|
|
{"sidt", 1, 0x0f01, 1, Cpu286, wlq_Suf|Modrm, { WordMem, 0, 0} },
|
| 556 |
|
|
{"sldt", 1, 0x0f00, 0, Cpu286, wlq_Suf|Modrm, { WordReg|WordMem, 0, 0} },
|
| 557 |
|
|
{"smsw", 1, 0x0f01, 4, Cpu286, wlq_Suf|Modrm, { WordReg|WordMem, 0, 0} },
|
| 558 |
|
|
{"str", 1, 0x0f00, 1, Cpu286, w_Suf|Modrm|IgnoreSize,{ Reg16|ShortMem, 0, 0} },
|
| 559 |
|
|
|
| 560 |
|
|
{"verr", 1, 0x0f00, 4, Cpu286, w_Suf|Modrm|IgnoreSize,{ Reg16|ShortMem, 0, 0} },
|
| 561 |
|
|
{"verw", 1, 0x0f00, 5, Cpu286, w_Suf|Modrm|IgnoreSize,{ Reg16|ShortMem, 0, 0} },
|
| 562 |
|
|
|
| 563 |
|
|
/* Floating point instructions. */
|
| 564 |
|
|
|
| 565 |
|
|
/* load */
|
| 566 |
|
|
{"fld", 1, 0xd9c0, X, 0, FP|ShortForm, { FloatReg, 0, 0} },
|
| 567 |
|
|
{"fld", 1, 0xd9, 0, 0, sl_FP|FloatMF|Modrm, { LongMem|LLongMem, 0, 0} },
|
| 568 |
|
|
{"fld", 1, 0xd9c0, X, 0, l_FP|ShortForm|Ugh, { FloatReg, 0, 0} },
|
| 569 |
|
|
/* Intel Syntax */
|
| 570 |
|
|
{"fld", 1, 0xdb, 5, 0, x_FP|Modrm, { LLongMem, 0, 0} },
|
| 571 |
|
|
{"fild", 1, 0xdf, 0, 0, sl_FP|FloatMF|Modrm, { ShortMem|LongMem, 0, 0} },
|
| 572 |
|
|
/* Intel Syntax */
|
| 573 |
|
|
{"fildd", 1, 0xdf, 5, 0, FP|Modrm, { LLongMem, 0, 0} },
|
| 574 |
|
|
{"fildq", 1, 0xdf, 5, 0, FP|Modrm, { LLongMem, 0, 0} },
|
| 575 |
|
|
{"fildll", 1, 0xdf, 5, 0, FP|Modrm, { LLongMem, 0, 0} },
|
| 576 |
|
|
{"fldt", 1, 0xdb, 5, 0, FP|Modrm, { LLongMem, 0, 0} },
|
| 577 |
|
|
{"fbld", 1, 0xdf, 4, 0, FP|Modrm, { LLongMem, 0, 0} },
|
| 578 |
|
|
|
| 579 |
|
|
/* store (no pop) */
|
| 580 |
|
|
{"fst", 1, 0xddd0, X, 0, FP|ShortForm, { FloatReg, 0, 0} },
|
| 581 |
|
|
{"fst", 1, 0xd9, 2, 0, sl_FP|FloatMF|Modrm, { LongMem|LLongMem, 0, 0} },
|
| 582 |
|
|
{"fst", 1, 0xddd0, X, 0, l_FP|ShortForm|Ugh, { FloatReg, 0, 0} },
|
| 583 |
|
|
{"fist", 1, 0xdf, 2, 0, sl_FP|FloatMF|Modrm, { ShortMem|LongMem, 0, 0} },
|
| 584 |
|
|
|
| 585 |
|
|
/* store (with pop) */
|
| 586 |
|
|
{"fstp", 1, 0xddd8, X, 0, FP|ShortForm, { FloatReg, 0, 0} },
|
| 587 |
|
|
{"fstp", 1, 0xd9, 3, 0, sl_FP|FloatMF|Modrm, { LongMem|LLongMem, 0, 0} },
|
| 588 |
|
|
{"fstp", 1, 0xddd8, X, 0, l_FP|ShortForm|Ugh, { FloatReg, 0, 0} },
|
| 589 |
|
|
/* Intel Syntax */
|
| 590 |
|
|
{"fstp", 1, 0xdb, 7, 0, x_FP|Modrm, { LLongMem, 0, 0} },
|
| 591 |
|
|
{"fistp", 1, 0xdf, 3, 0, sl_FP|FloatMF|Modrm, { ShortMem|LongMem, 0, 0} },
|
| 592 |
|
|
/* Intel Syntax */
|
| 593 |
|
|
{"fistpd", 1, 0xdf, 7, 0, FP|Modrm, { LLongMem, 0, 0} },
|
| 594 |
|
|
{"fistpq", 1, 0xdf, 7, 0, FP|Modrm, { LLongMem, 0, 0} },
|
| 595 |
|
|
{"fistpll",1, 0xdf, 7, 0, FP|Modrm, { LLongMem, 0, 0} },
|
| 596 |
|
|
{"fstpt", 1, 0xdb, 7, 0, FP|Modrm, { LLongMem, 0, 0} },
|
| 597 |
|
|
{"fbstp", 1, 0xdf, 6, 0, FP|Modrm, { LLongMem, 0, 0} },
|
| 598 |
|
|
|
| 599 |
|
|
/* exchange %st<n> with %st0 */
|
| 600 |
|
|
{"fxch", 1, 0xd9c8, X, 0, FP|ShortForm, { FloatReg, 0, 0} },
|
| 601 |
|
|
/* alias for fxch %st(1) */
|
| 602 |
|
|
{"fxch", 0, 0xd9c9, X, 0, FP, { 0, 0, 0} },
|
| 603 |
|
|
|
| 604 |
|
|
/* comparison (without pop) */
|
| 605 |
|
|
{"fcom", 1, 0xd8d0, X, 0, FP|ShortForm, { FloatReg, 0, 0} },
|
| 606 |
|
|
/* alias for fcom %st(1) */
|
| 607 |
|
|
{"fcom", 0, 0xd8d1, X, 0, FP, { 0, 0, 0} },
|
| 608 |
|
|
{"fcom", 1, 0xd8, 2, 0, sl_FP|FloatMF|Modrm, { LongMem|LLongMem, 0, 0} },
|
| 609 |
|
|
{"fcom", 1, 0xd8d0, X, 0, l_FP|ShortForm|Ugh, { FloatReg, 0, 0} },
|
| 610 |
|
|
{"ficom", 1, 0xde, 2, 0, sl_FP|FloatMF|Modrm, { ShortMem|LongMem, 0, 0} },
|
| 611 |
|
|
|
| 612 |
|
|
/* comparison (with pop) */
|
| 613 |
|
|
{"fcomp", 1, 0xd8d8, X, 0, FP|ShortForm, { FloatReg, 0, 0} },
|
| 614 |
|
|
/* alias for fcomp %st(1) */
|
| 615 |
|
|
{"fcomp", 0, 0xd8d9, X, 0, FP, { 0, 0, 0} },
|
| 616 |
|
|
{"fcomp", 1, 0xd8, 3, 0, sl_FP|FloatMF|Modrm, { LongMem|LLongMem, 0, 0} },
|
| 617 |
|
|
{"fcomp", 1, 0xd8d8, X, 0, l_FP|ShortForm|Ugh, { FloatReg, 0, 0} },
|
| 618 |
|
|
{"ficomp", 1, 0xde, 3, 0, sl_FP|FloatMF|Modrm, { ShortMem|LongMem, 0, 0} },
|
| 619 |
|
|
{"fcompp", 0, 0xded9, X, 0, FP, { 0, 0, 0} },
|
| 620 |
|
|
|
| 621 |
|
|
/* unordered comparison (with pop) */
|
| 622 |
|
|
{"fucom", 1, 0xdde0, X, Cpu286, FP|ShortForm, { FloatReg, 0, 0} },
|
| 623 |
|
|
/* alias for fucom %st(1) */
|
| 624 |
|
|
{"fucom", 0, 0xdde1, X, Cpu286, FP, { 0, 0, 0} },
|
| 625 |
|
|
{"fucomp", 1, 0xdde8, X, Cpu286, FP|ShortForm, { FloatReg, 0, 0} },
|
| 626 |
|
|
/* alias for fucomp %st(1) */
|
| 627 |
|
|
{"fucomp", 0, 0xdde9, X, Cpu286, FP, { 0, 0, 0} },
|
| 628 |
|
|
{"fucompp",0, 0xdae9, X, Cpu286, FP, { 0, 0, 0} },
|
| 629 |
|
|
|
| 630 |
|
|
{"ftst", 0, 0xd9e4, X, 0, FP, { 0, 0, 0} },
|
| 631 |
|
|
{"fxam", 0, 0xd9e5, X, 0, FP, { 0, 0, 0} },
|
| 632 |
|
|
|
| 633 |
|
|
/* load constants into %st0 */
|
| 634 |
|
|
{"fld1", 0, 0xd9e8, X, 0, FP, { 0, 0, 0} },
|
| 635 |
|
|
{"fldl2t", 0, 0xd9e9, X, 0, FP, { 0, 0, 0} },
|
| 636 |
|
|
{"fldl2e", 0, 0xd9ea, X, 0, FP, { 0, 0, 0} },
|
| 637 |
|
|
{"fldpi", 0, 0xd9eb, X, 0, FP, { 0, 0, 0} },
|
| 638 |
|
|
{"fldlg2", 0, 0xd9ec, X, 0, FP, { 0, 0, 0} },
|
| 639 |
|
|
{"fldln2", 0, 0xd9ed, X, 0, FP, { 0, 0, 0} },
|
| 640 |
|
|
{"fldz", 0, 0xd9ee, X, 0, FP, { 0, 0, 0} },
|
| 641 |
|
|
|
| 642 |
|
|
/* arithmetic */
|
| 643 |
|
|
|
| 644 |
|
|
/* add */
|
| 645 |
|
|
{"fadd", 2, 0xd8c0, X, 0, FP|ShortForm|FloatD, { FloatReg, FloatAcc, 0} },
|
| 646 |
|
|
/* alias for fadd %st(i), %st */
|
| 647 |
|
|
{"fadd", 1, 0xd8c0, X, 0, FP|ShortForm, { FloatReg, 0, 0} },
|
| 648 |
|
|
#if SYSV386_COMPAT
|
| 649 |
|
|
/* alias for faddp */
|
| 650 |
|
|
{"fadd", 0, 0xdec1, X, 0, FP|Ugh, { 0, 0, 0} },
|
| 651 |
|
|
#endif
|
| 652 |
|
|
{"fadd", 1, 0xd8, 0, 0, sl_FP|FloatMF|Modrm, { LongMem|LLongMem, 0, 0} },
|
| 653 |
|
|
{"fiadd", 1, 0xde, 0, 0, sl_FP|FloatMF|Modrm, { ShortMem|LongMem, 0, 0} },
|
| 654 |
|
|
|
| 655 |
|
|
{"faddp", 2, 0xdec0, X, 0, FP|ShortForm, { FloatAcc, FloatReg, 0} },
|
| 656 |
|
|
{"faddp", 1, 0xdec0, X, 0, FP|ShortForm, { FloatReg, 0, 0} },
|
| 657 |
|
|
/* alias for faddp %st, %st(1) */
|
| 658 |
|
|
{"faddp", 0, 0xdec1, X, 0, FP, { 0, 0, 0} },
|
| 659 |
|
|
{"faddp", 2, 0xdec0, X, 0, FP|ShortForm|Ugh, { FloatReg, FloatAcc, 0} },
|
| 660 |
|
|
|
| 661 |
|
|
/* subtract */
|
| 662 |
|
|
{"fsub", 2, 0xd8e0, X, 0, FP|ShortForm|FloatDR, { FloatReg, FloatAcc, 0} },
|
| 663 |
|
|
{"fsub", 1, 0xd8e0, X, 0, FP|ShortForm, { FloatReg, 0, 0} },
|
| 664 |
|
|
#if SYSV386_COMPAT
|
| 665 |
|
|
/* alias for fsubp */
|
| 666 |
|
|
{"fsub", 0, 0xdee1, X, 0, FP|Ugh, { 0, 0, 0} },
|
| 667 |
|
|
#endif
|
| 668 |
|
|
{"fsub", 1, 0xd8, 4, 0, sl_FP|FloatMF|Modrm, { LongMem|LLongMem, 0, 0} },
|
| 669 |
|
|
{"fisub", 1, 0xde, 4, 0, sl_FP|FloatMF|Modrm, { ShortMem|LongMem, 0, 0} },
|
| 670 |
|
|
|
| 671 |
|
|
#if SYSV386_COMPAT
|
| 672 |
|
|
{"fsubp", 2, 0xdee0, X, 0, FP|ShortForm, { FloatAcc, FloatReg, 0} },
|
| 673 |
|
|
{"fsubp", 1, 0xdee0, X, 0, FP|ShortForm, { FloatReg, 0, 0} },
|
| 674 |
|
|
{"fsubp", 0, 0xdee1, X, 0, FP, { 0, 0, 0} },
|
| 675 |
|
|
#if OLDGCC_COMPAT
|
| 676 |
|
|
{"fsubp", 2, 0xdee0, X, 0, FP|ShortForm|Ugh, { FloatReg, FloatAcc, 0} },
|
| 677 |
|
|
#endif
|
| 678 |
|
|
#else
|
| 679 |
|
|
{"fsubp", 2, 0xdee8, X, 0, FP|ShortForm, { FloatAcc, FloatReg, 0} },
|
| 680 |
|
|
{"fsubp", 1, 0xdee8, X, 0, FP|ShortForm, { FloatReg, 0, 0} },
|
| 681 |
|
|
{"fsubp", 0, 0xdee9, X, 0, FP, { 0, 0, 0} },
|
| 682 |
|
|
#endif
|
| 683 |
|
|
|
| 684 |
|
|
/* subtract reverse */
|
| 685 |
|
|
{"fsubr", 2, 0xd8e8, X, 0, FP|ShortForm|FloatDR, { FloatReg, FloatAcc, 0} },
|
| 686 |
|
|
{"fsubr", 1, 0xd8e8, X, 0, FP|ShortForm, { FloatReg, 0, 0} },
|
| 687 |
|
|
#if SYSV386_COMPAT
|
| 688 |
|
|
/* alias for fsubrp */
|
| 689 |
|
|
{"fsubr", 0, 0xdee9, X, 0, FP|Ugh, { 0, 0, 0} },
|
| 690 |
|
|
#endif
|
| 691 |
|
|
{"fsubr", 1, 0xd8, 5, 0, sl_FP|FloatMF|Modrm, { LongMem|LLongMem, 0, 0} },
|
| 692 |
|
|
{"fisubr", 1, 0xde, 5, 0, sl_FP|FloatMF|Modrm, { ShortMem|LongMem, 0, 0} },
|
| 693 |
|
|
|
| 694 |
|
|
#if SYSV386_COMPAT
|
| 695 |
|
|
{"fsubrp", 2, 0xdee8, X, 0, FP|ShortForm, { FloatAcc, FloatReg, 0} },
|
| 696 |
|
|
{"fsubrp", 1, 0xdee8, X, 0, FP|ShortForm, { FloatReg, 0, 0} },
|
| 697 |
|
|
{"fsubrp", 0, 0xdee9, X, 0, FP, { 0, 0, 0} },
|
| 698 |
|
|
#if OLDGCC_COMPAT
|
| 699 |
|
|
{"fsubrp", 2, 0xdee8, X, 0, FP|ShortForm|Ugh, { FloatReg, FloatAcc, 0} },
|
| 700 |
|
|
#endif
|
| 701 |
|
|
#else
|
| 702 |
|
|
{"fsubrp", 2, 0xdee0, X, 0, FP|ShortForm, { FloatAcc, FloatReg, 0} },
|
| 703 |
|
|
{"fsubrp", 1, 0xdee0, X, 0, FP|ShortForm, { FloatReg, 0, 0} },
|
| 704 |
|
|
{"fsubrp", 0, 0xdee1, X, 0, FP, { 0, 0, 0} },
|
| 705 |
|
|
#endif
|
| 706 |
|
|
|
| 707 |
|
|
/* multiply */
|
| 708 |
|
|
{"fmul", 2, 0xd8c8, X, 0, FP|ShortForm|FloatD, { FloatReg, FloatAcc, 0} },
|
| 709 |
|
|
{"fmul", 1, 0xd8c8, X, 0, FP|ShortForm, { FloatReg, 0, 0} },
|
| 710 |
|
|
#if SYSV386_COMPAT
|
| 711 |
|
|
/* alias for fmulp */
|
| 712 |
|
|
{"fmul", 0, 0xdec9, X, 0, FP|Ugh, { 0, 0, 0} },
|
| 713 |
|
|
#endif
|
| 714 |
|
|
{"fmul", 1, 0xd8, 1, 0, sl_FP|FloatMF|Modrm, { LongMem|LLongMem, 0, 0} },
|
| 715 |
|
|
{"fimul", 1, 0xde, 1, 0, sl_FP|FloatMF|Modrm, { ShortMem|LongMem, 0, 0} },
|
| 716 |
|
|
|
| 717 |
|
|
{"fmulp", 2, 0xdec8, X, 0, FP|ShortForm, { FloatAcc, FloatReg, 0} },
|
| 718 |
|
|
{"fmulp", 1, 0xdec8, X, 0, FP|ShortForm, { FloatReg, 0, 0} },
|
| 719 |
|
|
{"fmulp", 0, 0xdec9, X, 0, FP, { 0, 0, 0} },
|
| 720 |
|
|
{"fmulp", 2, 0xdec8, X, 0, FP|ShortForm|Ugh, { FloatReg, FloatAcc, 0} },
|
| 721 |
|
|
|
| 722 |
|
|
/* divide */
|
| 723 |
|
|
{"fdiv", 2, 0xd8f0, X, 0, FP|ShortForm|FloatDR, { FloatReg, FloatAcc, 0} },
|
| 724 |
|
|
{"fdiv", 1, 0xd8f0, X, 0, FP|ShortForm, { FloatReg, 0, 0} },
|
| 725 |
|
|
#if SYSV386_COMPAT
|
| 726 |
|
|
/* alias for fdivp */
|
| 727 |
|
|
{"fdiv", 0, 0xdef1, X, 0, FP|Ugh, { 0, 0, 0} },
|
| 728 |
|
|
#endif
|
| 729 |
|
|
{"fdiv", 1, 0xd8, 6, 0, sl_FP|FloatMF|Modrm, { LongMem|LLongMem, 0, 0} },
|
| 730 |
|
|
{"fidiv", 1, 0xde, 6, 0, sl_FP|FloatMF|Modrm, { ShortMem|LongMem, 0, 0} },
|
| 731 |
|
|
|
| 732 |
|
|
#if SYSV386_COMPAT
|
| 733 |
|
|
{"fdivp", 2, 0xdef0, X, 0, FP|ShortForm, { FloatAcc, FloatReg, 0} },
|
| 734 |
|
|
{"fdivp", 1, 0xdef0, X, 0, FP|ShortForm, { FloatReg, 0, 0} },
|
| 735 |
|
|
{"fdivp", 0, 0xdef1, X, 0, FP, { 0, 0, 0} },
|
| 736 |
|
|
#if OLDGCC_COMPAT
|
| 737 |
|
|
{"fdivp", 2, 0xdef0, X, 0, FP|ShortForm|Ugh, { FloatReg, FloatAcc, 0} },
|
| 738 |
|
|
#endif
|
| 739 |
|
|
#else
|
| 740 |
|
|
{"fdivp", 2, 0xdef8, X, 0, FP|ShortForm, { FloatAcc, FloatReg, 0} },
|
| 741 |
|
|
{"fdivp", 1, 0xdef8, X, 0, FP|ShortForm, { FloatReg, 0, 0} },
|
| 742 |
|
|
{"fdivp", 0, 0xdef9, X, 0, FP, { 0, 0, 0} },
|
| 743 |
|
|
#endif
|
| 744 |
|
|
|
| 745 |
|
|
/* divide reverse */
|
| 746 |
|
|
{"fdivr", 2, 0xd8f8, X, 0, FP|ShortForm|FloatDR, { FloatReg, FloatAcc, 0} },
|
| 747 |
|
|
{"fdivr", 1, 0xd8f8, X, 0, FP|ShortForm, { FloatReg, 0, 0} },
|
| 748 |
|
|
#if SYSV386_COMPAT
|
| 749 |
|
|
/* alias for fdivrp */
|
| 750 |
|
|
{"fdivr", 0, 0xdef9, X, 0, FP|Ugh, { 0, 0, 0} },
|
| 751 |
|
|
#endif
|
| 752 |
|
|
{"fdivr", 1, 0xd8, 7, 0, sl_FP|FloatMF|Modrm, { LongMem|LLongMem, 0, 0} },
|
| 753 |
|
|
{"fidivr", 1, 0xde, 7, 0, sl_FP|FloatMF|Modrm, { ShortMem|LongMem, 0, 0} },
|
| 754 |
|
|
|
| 755 |
|
|
#if SYSV386_COMPAT
|
| 756 |
|
|
{"fdivrp", 2, 0xdef8, X, 0, FP|ShortForm, { FloatAcc, FloatReg, 0} },
|
| 757 |
|
|
{"fdivrp", 1, 0xdef8, X, 0, FP|ShortForm, { FloatReg, 0, 0} },
|
| 758 |
|
|
{"fdivrp", 0, 0xdef9, X, 0, FP, { 0, 0, 0} },
|
| 759 |
|
|
#if OLDGCC_COMPAT
|
| 760 |
|
|
{"fdivrp", 2, 0xdef8, X, 0, FP|ShortForm|Ugh, { FloatReg, FloatAcc, 0} },
|
| 761 |
|
|
#endif
|
| 762 |
|
|
#else
|
| 763 |
|
|
{"fdivrp", 2, 0xdef0, X, 0, FP|ShortForm, { FloatAcc, FloatReg, 0} },
|
| 764 |
|
|
{"fdivrp", 1, 0xdef0, X, 0, FP|ShortForm, { FloatReg, 0, 0} },
|
| 765 |
|
|
{"fdivrp", 0, 0xdef1, X, 0, FP, { 0, 0, 0} },
|
| 766 |
|
|
#endif
|
| 767 |
|
|
|
| 768 |
|
|
{"f2xm1", 0, 0xd9f0, X, 0, FP, { 0, 0, 0} },
|
| 769 |
|
|
{"fyl2x", 0, 0xd9f1, X, 0, FP, { 0, 0, 0} },
|
| 770 |
|
|
{"fptan", 0, 0xd9f2, X, 0, FP, { 0, 0, 0} },
|
| 771 |
|
|
{"fpatan", 0, 0xd9f3, X, 0, FP, { 0, 0, 0} },
|
| 772 |
|
|
{"fxtract",0, 0xd9f4, X, 0, FP, { 0, 0, 0} },
|
| 773 |
|
|
{"fprem1", 0, 0xd9f5, X, Cpu286, FP, { 0, 0, 0} },
|
| 774 |
|
|
{"fdecstp",0, 0xd9f6, X, 0, FP, { 0, 0, 0} },
|
| 775 |
|
|
{"fincstp",0, 0xd9f7, X, 0, FP, { 0, 0, 0} },
|
| 776 |
|
|
{"fprem", 0, 0xd9f8, X, 0, FP, { 0, 0, 0} },
|
| 777 |
|
|
{"fyl2xp1",0, 0xd9f9, X, 0, FP, { 0, 0, 0} },
|
| 778 |
|
|
{"fsqrt", 0, 0xd9fa, X, 0, FP, { 0, 0, 0} },
|
| 779 |
|
|
{"fsincos",0, 0xd9fb, X, Cpu286, FP, { 0, 0, 0} },
|
| 780 |
|
|
{"frndint",0, 0xd9fc, X, 0, FP, { 0, 0, 0} },
|
| 781 |
|
|
{"fscale", 0, 0xd9fd, X, 0, FP, { 0, 0, 0} },
|
| 782 |
|
|
{"fsin", 0, 0xd9fe, X, Cpu286, FP, { 0, 0, 0} },
|
| 783 |
|
|
{"fcos", 0, 0xd9ff, X, Cpu286, FP, { 0, 0, 0} },
|
| 784 |
|
|
{"fchs", 0, 0xd9e0, X, 0, FP, { 0, 0, 0} },
|
| 785 |
|
|
{"fabs", 0, 0xd9e1, X, 0, FP, { 0, 0, 0} },
|
| 786 |
|
|
|
| 787 |
|
|
/* processor control */
|
| 788 |
|
|
{"fninit", 0, 0xdbe3, X, 0, FP, { 0, 0, 0} },
|
| 789 |
|
|
{"finit", 0, 0xdbe3, X, 0, FP|FWait, { 0, 0, 0} },
|
| 790 |
|
|
{"fldcw", 1, 0xd9, 5, 0, FP|Modrm, { ShortMem, 0, 0} },
|
| 791 |
|
|
{"fnstcw", 1, 0xd9, 7, 0, FP|Modrm, { ShortMem, 0, 0} },
|
| 792 |
|
|
{"fstcw", 1, 0xd9, 7, 0, FP|FWait|Modrm, { ShortMem, 0, 0} },
|
| 793 |
|
|
{"fnstsw", 1, 0xdfe0, X, 0, FP, { Acc, 0, 0} },
|
| 794 |
|
|
{"fnstsw", 1, 0xdd, 7, 0, FP|Modrm, { ShortMem, 0, 0} },
|
| 795 |
|
|
{"fnstsw", 0, 0xdfe0, X, 0, FP, { 0, 0, 0} },
|
| 796 |
|
|
{"fstsw", 1, 0xdfe0, X, 0, FP|FWait, { Acc, 0, 0} },
|
| 797 |
|
|
{"fstsw", 1, 0xdd, 7, 0, FP|FWait|Modrm, { ShortMem, 0, 0} },
|
| 798 |
|
|
{"fstsw", 0, 0xdfe0, X, 0, FP|FWait, { 0, 0, 0} },
|
| 799 |
|
|
{"fnclex", 0, 0xdbe2, X, 0, FP, { 0, 0, 0} },
|
| 800 |
|
|
{"fclex", 0, 0xdbe2, X, 0, FP|FWait, { 0, 0, 0} },
|
| 801 |
|
|
/* Short forms of fldenv, fstenv use data size prefix. */
|
| 802 |
|
|
{"fnstenv",1, 0xd9, 6, 0, sl_Suf|Modrm, { LLongMem, 0, 0} },
|
| 803 |
|
|
{"fstenv", 1, 0xd9, 6, 0, sl_Suf|FWait|Modrm, { LLongMem, 0, 0} },
|
| 804 |
|
|
{"fldenv", 1, 0xd9, 4, 0, sl_Suf|Modrm, { LLongMem, 0, 0} },
|
| 805 |
|
|
{"fnsave", 1, 0xdd, 6, 0, sl_Suf|Modrm, { LLongMem, 0, 0} },
|
| 806 |
|
|
{"fsave", 1, 0xdd, 6, 0, sl_Suf|FWait|Modrm, { LLongMem, 0, 0} },
|
| 807 |
|
|
{"frstor", 1, 0xdd, 4, 0, sl_Suf|Modrm, { LLongMem, 0, 0} },
|
| 808 |
|
|
|
| 809 |
|
|
{"ffree", 1, 0xddc0, X, 0, FP|ShortForm, { FloatReg, 0, 0} },
|
| 810 |
|
|
/* P6:free st(i), pop st */
|
| 811 |
|
|
{"ffreep", 1, 0xdfc0, X, Cpu686, FP|ShortForm, { FloatReg, 0, 0} },
|
| 812 |
|
|
{"fnop", 0, 0xd9d0, X, 0, FP, { 0, 0, 0} },
|
| 813 |
|
|
#define FWAIT_OPCODE 0x9b
|
| 814 |
|
|
{"fwait", 0, 0x9b, X, 0, FP, { 0, 0, 0} },
|
| 815 |
|
|
|
| 816 |
|
|
/* Opcode prefixes; we allow them as separate insns too. */
|
| 817 |
|
|
|
| 818 |
|
|
#define ADDR_PREFIX_OPCODE 0x67
|
| 819 |
|
|
{"addr16", 0, 0x67, X, Cpu386, NoSuf|IsPrefix|Size16|IgnoreSize, { 0, 0, 0} },
|
| 820 |
|
|
{"addr32", 0, 0x67, X, Cpu386, NoSuf|IsPrefix|Size32|IgnoreSize, { 0, 0, 0} },
|
| 821 |
|
|
{"aword", 0, 0x67, X, Cpu386, NoSuf|IsPrefix|Size16|IgnoreSize, { 0, 0, 0} },
|
| 822 |
|
|
{"adword", 0, 0x67, X, Cpu386, NoSuf|IsPrefix|Size32|IgnoreSize, { 0, 0, 0} },
|
| 823 |
|
|
#define DATA_PREFIX_OPCODE 0x66
|
| 824 |
|
|
{"data16", 0, 0x66, X, Cpu386, NoSuf|IsPrefix|Size16|IgnoreSize, { 0, 0, 0} },
|
| 825 |
|
|
{"data32", 0, 0x66, X, Cpu386, NoSuf|IsPrefix|Size32|IgnoreSize, { 0, 0, 0} },
|
| 826 |
|
|
{"word", 0, 0x66, X, Cpu386, NoSuf|IsPrefix|Size16|IgnoreSize, { 0, 0, 0} },
|
| 827 |
|
|
{"dword", 0, 0x66, X, Cpu386, NoSuf|IsPrefix|Size32|IgnoreSize, { 0, 0, 0} },
|
| 828 |
|
|
#define LOCK_PREFIX_OPCODE 0xf0
|
| 829 |
|
|
{"lock", 0, 0xf0, X, 0, NoSuf|IsPrefix, { 0, 0, 0} },
|
| 830 |
|
|
{"wait", 0, 0x9b, X, 0, NoSuf|IsPrefix, { 0, 0, 0} },
|
| 831 |
|
|
#define CS_PREFIX_OPCODE 0x2e
|
| 832 |
|
|
{"cs", 0, 0x2e, X, 0, NoSuf|IsPrefix, { 0, 0, 0} },
|
| 833 |
|
|
#define DS_PREFIX_OPCODE 0x3e
|
| 834 |
|
|
{"ds", 0, 0x3e, X, 0, NoSuf|IsPrefix, { 0, 0, 0} },
|
| 835 |
|
|
#define ES_PREFIX_OPCODE 0x26
|
| 836 |
|
|
{"es", 0, 0x26, X, 0, NoSuf|IsPrefix, { 0, 0, 0} },
|
| 837 |
|
|
#define FS_PREFIX_OPCODE 0x64
|
| 838 |
|
|
{"fs", 0, 0x64, X, Cpu386, NoSuf|IsPrefix, { 0, 0, 0} },
|
| 839 |
|
|
#define GS_PREFIX_OPCODE 0x65
|
| 840 |
|
|
{"gs", 0, 0x65, X, Cpu386, NoSuf|IsPrefix, { 0, 0, 0} },
|
| 841 |
|
|
#define SS_PREFIX_OPCODE 0x36
|
| 842 |
|
|
{"ss", 0, 0x36, X, 0, NoSuf|IsPrefix, { 0, 0, 0} },
|
| 843 |
|
|
#define REPNE_PREFIX_OPCODE 0xf2
|
| 844 |
|
|
#define REPE_PREFIX_OPCODE 0xf3
|
| 845 |
|
|
{"rep", 0, 0xf3, X, 0, NoSuf|IsPrefix, { 0, 0, 0} },
|
| 846 |
|
|
{"repe", 0, 0xf3, X, 0, NoSuf|IsPrefix, { 0, 0, 0} },
|
| 847 |
|
|
{"repz", 0, 0xf3, X, 0, NoSuf|IsPrefix, { 0, 0, 0} },
|
| 848 |
|
|
{"repne", 0, 0xf2, X, 0, NoSuf|IsPrefix, { 0, 0, 0} },
|
| 849 |
|
|
{"repnz", 0, 0xf2, X, 0, NoSuf|IsPrefix, { 0, 0, 0} },
|
| 850 |
|
|
{"rex", 0, 0x40, X, Cpu64, NoSuf|IsPrefix, { 0, 0, 0} },
|
| 851 |
|
|
{"rexz", 0, 0x41, X, Cpu64, NoSuf|IsPrefix, { 0, 0, 0} },
|
| 852 |
|
|
{"rexy", 0, 0x42, X, Cpu64, NoSuf|IsPrefix, { 0, 0, 0} },
|
| 853 |
|
|
{"rexyz", 0, 0x43, X, Cpu64, NoSuf|IsPrefix, { 0, 0, 0} },
|
| 854 |
|
|
{"rexx", 0, 0x44, X, Cpu64, NoSuf|IsPrefix, { 0, 0, 0} },
|
| 855 |
|
|
{"rexxz", 0, 0x45, X, Cpu64, NoSuf|IsPrefix, { 0, 0, 0} },
|
| 856 |
|
|
{"rexxy", 0, 0x46, X, Cpu64, NoSuf|IsPrefix, { 0, 0, 0} },
|
| 857 |
|
|
{"rexxyz", 0, 0x47, X, Cpu64, NoSuf|IsPrefix, { 0, 0, 0} },
|
| 858 |
|
|
{"rex64", 0, 0x48, X, Cpu64, NoSuf|IsPrefix, { 0, 0, 0} },
|
| 859 |
|
|
{"rex64z", 0, 0x49, X, Cpu64, NoSuf|IsPrefix, { 0, 0, 0} },
|
| 860 |
|
|
{"rex64y", 0, 0x4a, X, Cpu64, NoSuf|IsPrefix, { 0, 0, 0} },
|
| 861 |
|
|
{"rex64yz",0, 0x4b, X, Cpu64, NoSuf|IsPrefix, { 0, 0, 0} },
|
| 862 |
|
|
{"rex64x", 0, 0x4c, X, Cpu64, NoSuf|IsPrefix, { 0, 0, 0} },
|
| 863 |
|
|
{"rex64xz",0, 0x4d, X, Cpu64, NoSuf|IsPrefix, { 0, 0, 0} },
|
| 864 |
|
|
{"rex64xy",0, 0x4e, X, Cpu64, NoSuf|IsPrefix, { 0, 0, 0} },
|
| 865 |
|
|
{"rex64xyz",0, 0x4f, X, Cpu64, NoSuf|IsPrefix, { 0, 0, 0} },
|
| 866 |
|
|
|
| 867 |
|
|
/* 486 extensions. */
|
| 868 |
|
|
|
| 869 |
|
|
{"bswap", 1, 0x0fc8, X, Cpu486, lq_Suf|ShortForm, { Reg32|Reg64, 0, 0 } },
|
| 870 |
|
|
{"xadd", 2, 0x0fc0, X, Cpu486, bwlq_Suf|W|Modrm, { Reg, Reg|AnyMem, 0 } },
|
| 871 |
|
|
{"cmpxchg", 2, 0x0fb0, X, Cpu486, bwlq_Suf|W|Modrm, { Reg, Reg|AnyMem, 0 } },
|
| 872 |
|
|
{"invd", 0, 0x0f08, X, Cpu486, NoSuf, { 0, 0, 0} },
|
| 873 |
|
|
{"wbinvd", 0, 0x0f09, X, Cpu486, NoSuf, { 0, 0, 0} },
|
| 874 |
|
|
{"invlpg", 1, 0x0f01, 7, Cpu486, NoSuf|Modrm, { AnyMem, 0, 0} },
|
| 875 |
|
|
|
| 876 |
|
|
/* 586 and late 486 extensions. */
|
| 877 |
|
|
{"cpuid", 0, 0x0fa2, X, Cpu486, NoSuf, { 0, 0, 0} },
|
| 878 |
|
|
|
| 879 |
|
|
/* Pentium extensions. */
|
| 880 |
|
|
{"wrmsr", 0, 0x0f30, X, Cpu586, NoSuf, { 0, 0, 0} },
|
| 881 |
|
|
{"rdtsc", 0, 0x0f31, X, Cpu586, NoSuf, { 0, 0, 0} },
|
| 882 |
|
|
{"rdmsr", 0, 0x0f32, X, Cpu586, NoSuf, { 0, 0, 0} },
|
| 883 |
|
|
{"cmpxchg8b",1,0x0fc7, 1, Cpu586, NoSuf|Modrm, { LLongMem, 0, 0} },
|
| 884 |
|
|
|
| 885 |
|
|
/* Pentium II/Pentium Pro extensions. */
|
| 886 |
|
|
{"sysenter",0, 0x0f34, X, Cpu686|CpuNo64, NoSuf, { 0, 0, 0} },
|
| 887 |
|
|
{"sysexit", 0, 0x0f35, X, Cpu686|CpuNo64, NoSuf, { 0, 0, 0} },
|
| 888 |
|
|
{"fxsave", 1, 0x0fae, 0, Cpu686, FP|Modrm, { LLongMem, 0, 0} },
|
| 889 |
|
|
{"fxrstor", 1, 0x0fae, 1, Cpu686, FP|Modrm, { LLongMem, 0, 0} },
|
| 890 |
|
|
{"rdpmc", 0, 0x0f33, X, Cpu686, NoSuf, { 0, 0, 0} },
|
| 891 |
|
|
/* official undefined instr. */
|
| 892 |
|
|
{"ud2", 0, 0x0f0b, X, Cpu686, NoSuf, { 0, 0, 0} },
|
| 893 |
|
|
/* alias for ud2 */
|
| 894 |
|
|
{"ud2a", 0, 0x0f0b, X, Cpu686, NoSuf, { 0, 0, 0} },
|
| 895 |
|
|
/* 2nd. official undefined instr. */
|
| 896 |
|
|
{"ud2b", 0, 0x0fb9, X, Cpu686, NoSuf, { 0, 0, 0} },
|
| 897 |
|
|
|
| 898 |
|
|
{"cmovo", 2, 0x0f40, X, Cpu686, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
| 899 |
|
|
{"cmovno", 2, 0x0f41, X, Cpu686, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
| 900 |
|
|
{"cmovb", 2, 0x0f42, X, Cpu686, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
| 901 |
|
|
{"cmovc", 2, 0x0f42, X, Cpu686, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
| 902 |
|
|
{"cmovnae", 2, 0x0f42, X, Cpu686, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
| 903 |
|
|
{"cmovae", 2, 0x0f43, X, Cpu686, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
| 904 |
|
|
{"cmovnc", 2, 0x0f43, X, Cpu686, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
| 905 |
|
|
{"cmovnb", 2, 0x0f43, X, Cpu686, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
| 906 |
|
|
{"cmove", 2, 0x0f44, X, Cpu686, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
| 907 |
|
|
{"cmovz", 2, 0x0f44, X, Cpu686, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
| 908 |
|
|
{"cmovne", 2, 0x0f45, X, Cpu686, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
| 909 |
|
|
{"cmovnz", 2, 0x0f45, X, Cpu686, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
| 910 |
|
|
{"cmovbe", 2, 0x0f46, X, Cpu686, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
| 911 |
|
|
{"cmovna", 2, 0x0f46, X, Cpu686, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
| 912 |
|
|
{"cmova", 2, 0x0f47, X, Cpu686, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
| 913 |
|
|
{"cmovnbe", 2, 0x0f47, X, Cpu686, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
| 914 |
|
|
{"cmovs", 2, 0x0f48, X, Cpu686, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
| 915 |
|
|
{"cmovns", 2, 0x0f49, X, Cpu686, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
| 916 |
|
|
{"cmovp", 2, 0x0f4a, X, Cpu686, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
| 917 |
|
|
{"cmovnp", 2, 0x0f4b, X, Cpu686, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
| 918 |
|
|
{"cmovl", 2, 0x0f4c, X, Cpu686, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
| 919 |
|
|
{"cmovnge", 2, 0x0f4c, X, Cpu686, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
| 920 |
|
|
{"cmovge", 2, 0x0f4d, X, Cpu686, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
| 921 |
|
|
{"cmovnl", 2, 0x0f4d, X, Cpu686, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
| 922 |
|
|
{"cmovle", 2, 0x0f4e, X, Cpu686, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
| 923 |
|
|
{"cmovng", 2, 0x0f4e, X, Cpu686, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
| 924 |
|
|
{"cmovg", 2, 0x0f4f, X, Cpu686, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
| 925 |
|
|
{"cmovnle", 2, 0x0f4f, X, Cpu686, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
| 926 |
|
|
|
| 927 |
|
|
{"fcmovb", 2, 0xdac0, X, Cpu686, FP|ShortForm, { FloatReg, FloatAcc, 0} },
|
| 928 |
|
|
{"fcmovnae",2, 0xdac0, X, Cpu686, FP|ShortForm, { FloatReg, FloatAcc, 0} },
|
| 929 |
|
|
{"fcmove", 2, 0xdac8, X, Cpu686, FP|ShortForm, { FloatReg, FloatAcc, 0} },
|
| 930 |
|
|
{"fcmovbe", 2, 0xdad0, X, Cpu686, FP|ShortForm, { FloatReg, FloatAcc, 0} },
|
| 931 |
|
|
{"fcmovna", 2, 0xdad0, X, Cpu686, FP|ShortForm, { FloatReg, FloatAcc, 0} },
|
| 932 |
|
|
{"fcmovu", 2, 0xdad8, X, Cpu686, FP|ShortForm, { FloatReg, FloatAcc, 0} },
|
| 933 |
|
|
{"fcmovae", 2, 0xdbc0, X, Cpu686, FP|ShortForm, { FloatReg, FloatAcc, 0} },
|
| 934 |
|
|
{"fcmovnb", 2, 0xdbc0, X, Cpu686, FP|ShortForm, { FloatReg, FloatAcc, 0} },
|
| 935 |
|
|
{"fcmovne", 2, 0xdbc8, X, Cpu686, FP|ShortForm, { FloatReg, FloatAcc, 0} },
|
| 936 |
|
|
{"fcmova", 2, 0xdbd0, X, Cpu686, FP|ShortForm, { FloatReg, FloatAcc, 0} },
|
| 937 |
|
|
{"fcmovnbe",2, 0xdbd0, X, Cpu686, FP|ShortForm, { FloatReg, FloatAcc, 0} },
|
| 938 |
|
|
{"fcmovnu", 2, 0xdbd8, X, Cpu686, FP|ShortForm, { FloatReg, FloatAcc, 0} },
|
| 939 |
|
|
|
| 940 |
|
|
{"fcomi", 2, 0xdbf0, X, Cpu686, FP|ShortForm, { FloatReg, FloatAcc, 0} },
|
| 941 |
|
|
{"fcomi", 0, 0xdbf1, X, Cpu686, FP|ShortForm, { 0, 0, 0} },
|
| 942 |
|
|
{"fcomi", 1, 0xdbf0, X, Cpu686, FP|ShortForm, { FloatReg, 0, 0} },
|
| 943 |
|
|
{"fucomi", 2, 0xdbe8, X, Cpu686, FP|ShortForm, { FloatReg, FloatAcc, 0} },
|
| 944 |
|
|
{"fucomi", 0, 0xdbe9, X, Cpu686, FP|ShortForm, { 0, 0, 0} },
|
| 945 |
|
|
{"fucomi", 1, 0xdbe8, X, Cpu686, FP|ShortForm, { FloatReg, 0, 0} },
|
| 946 |
|
|
{"fcomip", 2, 0xdff0, X, Cpu686, FP|ShortForm, { FloatReg, FloatAcc, 0} },
|
| 947 |
|
|
{"fcompi", 2, 0xdff0, X, Cpu686, FP|ShortForm, { FloatReg, FloatAcc, 0} },
|
| 948 |
|
|
{"fcompi", 0, 0xdff1, X, Cpu686, FP|ShortForm, { 0, 0, 0} },
|
| 949 |
|
|
{"fcompi", 1, 0xdff0, X, Cpu686, FP|ShortForm, { FloatReg, 0, 0} },
|
| 950 |
|
|
{"fucomip", 2, 0xdfe8, X, Cpu686, FP|ShortForm, { FloatReg, FloatAcc, 0} },
|
| 951 |
|
|
{"fucompi", 2, 0xdfe8, X, Cpu686, FP|ShortForm, { FloatReg, FloatAcc, 0} },
|
| 952 |
|
|
{"fucompi", 0, 0xdfe9, X, Cpu686, FP|ShortForm, { 0, 0, 0} },
|
| 953 |
|
|
{"fucompi", 1, 0xdfe8, X, Cpu686, FP|ShortForm, { FloatReg, 0, 0} },
|
| 954 |
|
|
|
| 955 |
|
|
/* Pentium4 extensions. */
|
| 956 |
|
|
|
| 957 |
|
|
{"movnti", 2, 0x0fc3, X, CpuP4, FP|Modrm, { WordReg, WordMem, 0 } },
|
| 958 |
|
|
{"clflush", 1, 0x0fae, 7, CpuP4, FP|Modrm, { ByteMem, 0, 0 } },
|
| 959 |
|
|
{"lfence", 0, 0x0fae, 0xe8, CpuP4, FP|ImmExt, { 0, 0, 0 } },
|
| 960 |
|
|
{"mfence", 0, 0x0fae, 0xf0, CpuP4, FP|ImmExt, { 0, 0, 0 } },
|
| 961 |
|
|
{"pause", 0, 0xf390, X, CpuP4, FP, { 0, 0, 0 } },
|
| 962 |
|
|
|
| 963 |
|
|
/* MMX/SSE2 instructions. */
|
| 964 |
|
|
|
| 965 |
|
|
{"emms", 0, 0x0f77, X, CpuMMX, FP, { 0, 0, 0 } },
|
| 966 |
|
|
{"movd", 2, 0x0f6e, X, CpuMMX, FP|Modrm, { Reg32|LongMem, RegMMX, 0 } },
|
| 967 |
|
|
{"movd", 2, 0x0f7e, X, CpuMMX, FP|Modrm, { RegMMX, Reg32|LongMem, 0 } },
|
| 968 |
|
|
{"movd", 2, 0x660f6e,X,CpuSSE2,FP|Modrm, { Reg32|LLongMem, RegXMM, 0 } },
|
| 969 |
|
|
{"movd", 2, 0x660f7e,X,CpuSSE2,FP|Modrm, { RegXMM, Reg32|LLongMem, 0 } },
|
| 970 |
|
|
/* Real MMX instructions. */
|
| 971 |
|
|
{"movq", 2, 0x0f6f, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 972 |
|
|
{"movq", 2, 0x0f7f, X, CpuMMX, FP|Modrm, { RegMMX, RegMMX|LongMem, 0 } },
|
| 973 |
|
|
{"movq", 2, 0xf30f7e,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 974 |
|
|
{"movq", 2, 0x660fd6,X,CpuSSE2,FP|Modrm, { RegXMM, RegXMM|LLongMem, 0 } },
|
| 975 |
|
|
/* In the 64bit mode the short form mov immediate is redefined to have
|
| 976 |
|
|
64bit displacement value. */
|
| 977 |
|
|
{"movq", 2, 0x88, X, Cpu64, NoSuf|D|W|Modrm|Size64,{ Reg64, Reg64|AnyMem, 0 } },
|
| 978 |
|
|
{"movq", 2, 0xc6, 0, Cpu64, NoSuf|W|Modrm|Size64, { Imm32S, Reg64|WordMem, 0 } },
|
| 979 |
|
|
{"movq", 2, 0xb0, X, Cpu64, NoSuf|W|ShortForm|Size64,{ Imm64, Reg64, 0 } },
|
| 980 |
|
|
/* Move to/from control debug registers. In the 16 or 32bit modes they are 32bit. In the 64bit
|
| 981 |
|
|
mode they are 64bit.*/
|
| 982 |
|
|
{"movq", 2, 0x0f20, X, Cpu64, NoSuf|D|Modrm|IgnoreSize|NoRex64|Size64,{ Control, Reg64|InvMem, 0} },
|
| 983 |
|
|
{"movq", 2, 0x0f21, X, Cpu64, NoSuf|D|Modrm|IgnoreSize|NoRex64|Size64,{ Debug, Reg64|InvMem, 0} },
|
| 984 |
|
|
{"packssdw", 2, 0x0f6b, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 985 |
|
|
{"packssdw", 2, 0x660f6b,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 986 |
|
|
{"packsswb", 2, 0x0f63, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 987 |
|
|
{"packsswb", 2, 0x660f63,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 988 |
|
|
{"packuswb", 2, 0x0f67, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 989 |
|
|
{"packuswb", 2, 0x660f67,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 990 |
|
|
{"paddb", 2, 0x0ffc, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 991 |
|
|
{"paddb", 2, 0x660ffc,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 992 |
|
|
{"paddw", 2, 0x0ffd, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 993 |
|
|
{"paddw", 2, 0x660ffd,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 994 |
|
|
{"paddd", 2, 0x0ffe, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 995 |
|
|
{"paddd", 2, 0x660ffe,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 996 |
|
|
{"paddq", 2, 0x0fd4, X, CpuMMX, FP|Modrm, { RegMMX|LLongMem, RegMMX, 0 } },
|
| 997 |
|
|
{"paddq", 2, 0x660fd4,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 998 |
|
|
{"paddsb", 2, 0x0fec, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 999 |
|
|
{"paddsb", 2, 0x660fec,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1000 |
|
|
{"paddsw", 2, 0x0fed, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1001 |
|
|
{"paddsw", 2, 0x660fed,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1002 |
|
|
{"paddusb", 2, 0x0fdc, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1003 |
|
|
{"paddusb", 2, 0x660fdc,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1004 |
|
|
{"paddusw", 2, 0x0fdd, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1005 |
|
|
{"paddusw", 2, 0x660fdd,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1006 |
|
|
{"pand", 2, 0x0fdb, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1007 |
|
|
{"pand", 2, 0x660fdb,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1008 |
|
|
{"pandn", 2, 0x0fdf, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1009 |
|
|
{"pandn", 2, 0x660fdf,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1010 |
|
|
{"pcmpeqb", 2, 0x0f74, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1011 |
|
|
{"pcmpeqb", 2, 0x660f74,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1012 |
|
|
{"pcmpeqw", 2, 0x0f75, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1013 |
|
|
{"pcmpeqw", 2, 0x660f75,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1014 |
|
|
{"pcmpeqd", 2, 0x0f76, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1015 |
|
|
{"pcmpeqd", 2, 0x660f76,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1016 |
|
|
{"pcmpgtb", 2, 0x0f64, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1017 |
|
|
{"pcmpgtb", 2, 0x660f64,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1018 |
|
|
{"pcmpgtw", 2, 0x0f65, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1019 |
|
|
{"pcmpgtw", 2, 0x660f65,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1020 |
|
|
{"pcmpgtd", 2, 0x0f66, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1021 |
|
|
{"pcmpgtd", 2, 0x660f66,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1022 |
|
|
{"pmaddwd", 2, 0x0ff5, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1023 |
|
|
{"pmaddwd", 2, 0x660ff5,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1024 |
|
|
{"pmulhw", 2, 0x0fe5, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1025 |
|
|
{"pmulhw", 2, 0x660fe5,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1026 |
|
|
{"pmullw", 2, 0x0fd5, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1027 |
|
|
{"pmullw", 2, 0x660fd5,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1028 |
|
|
{"por", 2, 0x0feb, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1029 |
|
|
{"por", 2, 0x660feb,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1030 |
|
|
{"psllw", 2, 0x0ff1, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1031 |
|
|
{"psllw", 2, 0x660ff1,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1032 |
|
|
{"psllw", 2, 0x0f71, 6, CpuMMX, FP|Modrm, { Imm8, RegMMX, 0 } },
|
| 1033 |
|
|
{"psllw", 2, 0x660f71,6,CpuSSE2,FP|Modrm, { Imm8, RegXMM, 0 } },
|
| 1034 |
|
|
{"pslld", 2, 0x0ff2, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1035 |
|
|
{"pslld", 2, 0x660ff2,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1036 |
|
|
{"pslld", 2, 0x0f72, 6, CpuMMX, FP|Modrm, { Imm8, RegMMX, 0 } },
|
| 1037 |
|
|
{"pslld", 2, 0x660f72,6,CpuSSE2,FP|Modrm, { Imm8, RegXMM, 0 } },
|
| 1038 |
|
|
{"psllq", 2, 0x0ff3, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1039 |
|
|
{"psllq", 2, 0x660ff3,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1040 |
|
|
{"psllq", 2, 0x0f73, 6, CpuMMX, FP|Modrm, { Imm8, RegMMX, 0 } },
|
| 1041 |
|
|
{"psllq", 2, 0x660f73,6,CpuSSE2,FP|Modrm, { Imm8, RegXMM, 0 } },
|
| 1042 |
|
|
{"psraw", 2, 0x0fe1, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1043 |
|
|
{"psraw", 2, 0x660fe1,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1044 |
|
|
{"psraw", 2, 0x0f71, 4, CpuMMX, FP|Modrm, { Imm8, RegMMX, 0 } },
|
| 1045 |
|
|
{"psraw", 2, 0x660f71,4,CpuSSE2,FP|Modrm, { Imm8, RegXMM, 0 } },
|
| 1046 |
|
|
{"psrad", 2, 0x0fe2, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1047 |
|
|
{"psrad", 2, 0x660fe2,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1048 |
|
|
{"psrad", 2, 0x0f72, 4, CpuMMX, FP|Modrm, { Imm8, RegMMX, 0 } },
|
| 1049 |
|
|
{"psrad", 2, 0x660f72,4,CpuSSE2,FP|Modrm, { Imm8, RegXMM, 0 } },
|
| 1050 |
|
|
{"psrlw", 2, 0x0fd1, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1051 |
|
|
{"psrlw", 2, 0x660fd1,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1052 |
|
|
{"psrlw", 2, 0x0f71, 2, CpuMMX, FP|Modrm, { Imm8, RegMMX, 0 } },
|
| 1053 |
|
|
{"psrlw", 2, 0x660f71,2,CpuSSE2,FP|Modrm, { Imm8, RegXMM, 0 } },
|
| 1054 |
|
|
{"psrld", 2, 0x0fd2, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1055 |
|
|
{"psrld", 2, 0x660fd2,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1056 |
|
|
{"psrld", 2, 0x0f72, 2, CpuMMX, FP|Modrm, { Imm8, RegMMX, 0 } },
|
| 1057 |
|
|
{"psrld", 2, 0x660f72,2,CpuSSE2,FP|Modrm, { Imm8, RegXMM, 0 } },
|
| 1058 |
|
|
{"psrlq", 2, 0x0fd3, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1059 |
|
|
{"psrlq", 2, 0x660fd3,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1060 |
|
|
{"psrlq", 2, 0x0f73, 2, CpuMMX, FP|Modrm, { Imm8, RegMMX, 0 } },
|
| 1061 |
|
|
{"psrlq", 2, 0x660f73,2,CpuSSE2,FP|Modrm, { Imm8, RegXMM, 0 } },
|
| 1062 |
|
|
{"psubb", 2, 0x0ff8, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1063 |
|
|
{"psubb", 2, 0x660ff8,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1064 |
|
|
{"psubw", 2, 0x0ff9, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1065 |
|
|
{"psubw", 2, 0x660ff9,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1066 |
|
|
{"psubd", 2, 0x0ffa, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1067 |
|
|
{"psubd", 2, 0x660ffa,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1068 |
|
|
{"psubq", 2, 0x0ffb, X, CpuMMX, FP|Modrm, { RegMMX|LLongMem, RegMMX, 0 } },
|
| 1069 |
|
|
{"psubq", 2, 0x660ffb,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1070 |
|
|
{"psubsb", 2, 0x0fe8, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1071 |
|
|
{"psubsb", 2, 0x660fe8,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1072 |
|
|
{"psubsw", 2, 0x0fe9, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1073 |
|
|
{"psubsw", 2, 0x660fe9,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1074 |
|
|
{"psubusb", 2, 0x0fd8, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1075 |
|
|
{"psubusb", 2, 0x660fd8,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1076 |
|
|
{"psubusw", 2, 0x0fd9, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1077 |
|
|
{"psubusw", 2, 0x660fd9,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1078 |
|
|
{"punpckhbw",2, 0x0f68, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1079 |
|
|
{"punpckhbw",2, 0x660f68,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1080 |
|
|
{"punpckhwd",2, 0x0f69, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1081 |
|
|
{"punpckhwd",2, 0x660f69,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1082 |
|
|
{"punpckhdq",2, 0x0f6a, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1083 |
|
|
{"punpckhdq",2, 0x660f6a,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1084 |
|
|
{"punpcklbw",2, 0x0f60, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1085 |
|
|
{"punpcklbw",2, 0x660f60,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1086 |
|
|
{"punpcklwd",2, 0x0f61, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1087 |
|
|
{"punpcklwd",2, 0x660f61,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1088 |
|
|
{"punpckldq",2, 0x0f62, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1089 |
|
|
{"punpckldq",2, 0x660f62,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1090 |
|
|
{"pxor", 2, 0x0fef, X, CpuMMX, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1091 |
|
|
{"pxor", 2, 0x660fef,X,CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1092 |
|
|
|
| 1093 |
|
|
/* PIII Katmai New Instructions / SIMD instructions. */
|
| 1094 |
|
|
|
| 1095 |
|
|
{"addps", 2, 0x0f58, X, CpuSSE, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1096 |
|
|
{"addss", 2, 0xf30f58, X, CpuSSE, FP|Modrm, { RegXMM|WordMem, RegXMM, 0 } },
|
| 1097 |
|
|
{"andnps", 2, 0x0f55, X, CpuSSE, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1098 |
|
|
{"andps", 2, 0x0f54, X, CpuSSE, FP|Modrm, { RegXMM|WordMem, RegXMM, 0 } },
|
| 1099 |
|
|
{"cmpeqps", 2, 0x0fc2, 0, CpuSSE, FP|Modrm|ImmExt, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1100 |
|
|
{"cmpeqss", 2, 0xf30fc2, 0, CpuSSE, FP|Modrm|ImmExt, { RegXMM|WordMem, RegXMM, 0 } },
|
| 1101 |
|
|
{"cmpleps", 2, 0x0fc2, 2, CpuSSE, FP|Modrm|ImmExt, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1102 |
|
|
{"cmpless", 2, 0xf30fc2, 2, CpuSSE, FP|Modrm|ImmExt, { RegXMM|WordMem, RegXMM, 0 } },
|
| 1103 |
|
|
{"cmpltps", 2, 0x0fc2, 1, CpuSSE, FP|Modrm|ImmExt, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1104 |
|
|
{"cmpltss", 2, 0xf30fc2, 1, CpuSSE, FP|Modrm|ImmExt, { RegXMM|WordMem, RegXMM, 0 } },
|
| 1105 |
|
|
{"cmpneqps", 2, 0x0fc2, 4, CpuSSE, FP|Modrm|ImmExt, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1106 |
|
|
{"cmpneqss", 2, 0xf30fc2, 4, CpuSSE, FP|Modrm|ImmExt, { RegXMM|WordMem, RegXMM, 0 } },
|
| 1107 |
|
|
{"cmpnleps", 2, 0x0fc2, 6, CpuSSE, FP|Modrm|ImmExt, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1108 |
|
|
{"cmpnless", 2, 0xf30fc2, 6, CpuSSE, FP|Modrm|ImmExt, { RegXMM|WordMem, RegXMM, 0 } },
|
| 1109 |
|
|
{"cmpnltps", 2, 0x0fc2, 5, CpuSSE, FP|Modrm|ImmExt, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1110 |
|
|
{"cmpnltss", 2, 0xf30fc2, 5, CpuSSE, FP|Modrm|ImmExt, { RegXMM|WordMem, RegXMM, 0 } },
|
| 1111 |
|
|
{"cmpordps", 2, 0x0fc2, 7, CpuSSE, FP|Modrm|ImmExt, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1112 |
|
|
{"cmpordss", 2, 0xf30fc2, 7, CpuSSE, FP|Modrm|ImmExt, { RegXMM|WordMem, RegXMM, 0 } },
|
| 1113 |
|
|
{"cmpunordps",2, 0x0fc2, 3, CpuSSE, FP|Modrm|ImmExt, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1114 |
|
|
{"cmpunordss",2, 0xf30fc2, 3, CpuSSE, FP|Modrm|ImmExt, { RegXMM|WordMem, RegXMM, 0 } },
|
| 1115 |
|
|
{"cmpps", 3, 0x0fc2, X, CpuSSE, FP|Modrm, { Imm8, RegXMM|LLongMem, RegXMM } },
|
| 1116 |
|
|
{"cmpss", 3, 0xf30fc2, X, CpuSSE, FP|Modrm, { Imm8, RegXMM|WordMem, RegXMM } },
|
| 1117 |
|
|
{"comiss", 2, 0x0f2f, X, CpuSSE, FP|Modrm, { RegXMM|WordMem, RegXMM, 0 } },
|
| 1118 |
|
|
{"cvtpi2ps", 2, 0x0f2a, X, CpuSSE, FP|Modrm, { RegMMX|LLongMem, RegXMM, 0 } },
|
| 1119 |
|
|
{"cvtps2pi", 2, 0x0f2d, X, CpuSSE, FP|Modrm, { RegXMM|LLongMem, RegMMX, 0 } },
|
| 1120 |
|
|
{"cvtsi2ss", 2, 0xf30f2a, X, CpuSSE, lq_Suf|IgnoreSize|Modrm,{ Reg32|Reg64|WordMem|LLongMem, RegXMM, 0 } },
|
| 1121 |
|
|
{"cvtss2si", 2, 0xf30f2d, X, CpuSSE, lq_Suf|IgnoreSize|Modrm,{ RegXMM|WordMem, Reg32|Reg64, 0 } },
|
| 1122 |
|
|
{"cvttps2pi", 2, 0x0f2c, X, CpuSSE, FP|Modrm, { RegXMM|LLongMem, RegMMX, 0 } },
|
| 1123 |
|
|
{"cvttss2si", 2, 0xf30f2c, X, CpuSSE, lq_Suf|IgnoreSize|Modrm, { RegXMM|WordMem, Reg32|Reg64, 0 } },
|
| 1124 |
|
|
{"divps", 2, 0x0f5e, X, CpuSSE, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1125 |
|
|
{"divss", 2, 0xf30f5e, X, CpuSSE, FP|Modrm, { RegXMM|WordMem, RegXMM, 0 } },
|
| 1126 |
|
|
{"ldmxcsr", 1, 0x0fae, 2, CpuSSE, FP|Modrm, { WordMem, 0, 0 } },
|
| 1127 |
|
|
{"maskmovq", 2, 0x0ff7, X, CpuSSE, FP|Modrm, { RegMMX|InvMem, RegMMX, 0 } },
|
| 1128 |
|
|
{"maxps", 2, 0x0f5f, X, CpuSSE, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1129 |
|
|
{"maxss", 2, 0xf30f5f, X, CpuSSE, FP|Modrm, { RegXMM|WordMem, RegXMM, 0 } },
|
| 1130 |
|
|
{"minps", 2, 0x0f5d, X, CpuSSE, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1131 |
|
|
{"minss", 2, 0xf30f5d, X, CpuSSE, FP|Modrm, { RegXMM|WordMem, RegXMM, 0 } },
|
| 1132 |
|
|
{"movaps", 2, 0x0f28, X, CpuSSE, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1133 |
|
|
{"movaps", 2, 0x0f29, X, CpuSSE, FP|Modrm, { RegXMM, RegXMM|LLongMem, 0 } },
|
| 1134 |
|
|
{"movhlps", 2, 0x0f12, X, CpuSSE, FP|Modrm, { RegXMM|InvMem, RegXMM, 0 } },
|
| 1135 |
|
|
{"movhps", 2, 0x0f16, X, CpuSSE, FP|Modrm, { LLongMem, RegXMM, 0 } },
|
| 1136 |
|
|
{"movhps", 2, 0x0f17, X, CpuSSE, FP|Modrm, { RegXMM, LLongMem, 0 } },
|
| 1137 |
|
|
{"movlhps", 2, 0x0f16, X, CpuSSE, FP|Modrm, { RegXMM|InvMem, RegXMM, 0 } },
|
| 1138 |
|
|
{"movlps", 2, 0x0f12, X, CpuSSE, FP|Modrm, { LLongMem, RegXMM, 0 } },
|
| 1139 |
|
|
{"movlps", 2, 0x0f13, X, CpuSSE, FP|Modrm, { RegXMM, LLongMem, 0 } },
|
| 1140 |
|
|
{"movmskps", 2, 0x0f50, X, CpuSSE, FP|Modrm, { RegXMM|InvMem, Reg32, 0 } },
|
| 1141 |
|
|
{"movntps", 2, 0x0f2b, X, CpuSSE, FP|Modrm, { RegXMM, LLongMem, 0 } },
|
| 1142 |
|
|
{"movntq", 2, 0x0fe7, X, CpuSSE, FP|Modrm, { RegMMX, LLongMem, 0 } },
|
| 1143 |
|
|
{"movntdq", 2, 0x660fe7, X, CpuSSE2,FP|Modrm, { RegXMM, LLongMem, 0 } },
|
| 1144 |
|
|
{"movss", 2, 0xf30f10, X, CpuSSE, FP|Modrm, { RegXMM|WordMem, RegXMM, 0 } },
|
| 1145 |
|
|
{"movss", 2, 0xf30f11, X, CpuSSE, FP|Modrm, { RegXMM, RegXMM|WordMem, 0 } },
|
| 1146 |
|
|
{"movups", 2, 0x0f10, X, CpuSSE, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1147 |
|
|
{"movups", 2, 0x0f11, X, CpuSSE, FP|Modrm, { RegXMM, RegXMM|LLongMem, 0 } },
|
| 1148 |
|
|
{"mulps", 2, 0x0f59, X, CpuSSE, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1149 |
|
|
{"mulss", 2, 0xf30f59, X, CpuSSE, FP|Modrm, { RegXMM|WordMem, RegXMM, 0 } },
|
| 1150 |
|
|
{"orps", 2, 0x0f56, X, CpuSSE, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1151 |
|
|
{"pavgb", 2, 0x0fe0, X, CpuSSE, FP|Modrm, { RegMMX|LLongMem, RegMMX, 0 } },
|
| 1152 |
|
|
{"pavgb", 2, 0x660fe0, X, CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1153 |
|
|
{"pavgw", 2, 0x0fe3, X, CpuSSE, FP|Modrm, { RegMMX|LLongMem, RegMMX, 0 } },
|
| 1154 |
|
|
{"pavgw", 2, 0x660fe3, X, CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1155 |
|
|
{"pextrw", 3, 0x0fc5, X, CpuSSE, FP|Modrm, { Imm8, RegMMX|InvMem, Reg32 } },
|
| 1156 |
|
|
{"pextrw", 3, 0x660fc5, X, CpuSSE2,FP|Modrm, { Imm8, RegXMM|InvMem, Reg32 } },
|
| 1157 |
|
|
{"pinsrw", 3, 0x0fc4, X, CpuSSE, FP|Modrm, { Imm8, Reg32|ShortMem, RegMMX } },
|
| 1158 |
|
|
{"pinsrw", 3, 0x660fc4, X, CpuSSE2, FP|Modrm, { Imm8, Reg32|ShortMem, RegXMM } },
|
| 1159 |
|
|
{"pmaxsw", 2, 0x0fee, X, CpuSSE, FP|Modrm, { RegMMX|LLongMem, RegMMX, 0 } },
|
| 1160 |
|
|
{"pmaxsw", 2, 0x660fee, X, CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1161 |
|
|
{"pmaxub", 2, 0x0fde, X, CpuSSE, FP|Modrm, { RegMMX|LLongMem, RegMMX, 0 } },
|
| 1162 |
|
|
{"pmaxub", 2, 0x660fde, X, CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1163 |
|
|
{"pminsw", 2, 0x0fea, X, CpuSSE, FP|Modrm, { RegMMX|LLongMem, RegMMX, 0 } },
|
| 1164 |
|
|
{"pminsw", 2, 0x660fea, X, CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1165 |
|
|
{"pminub", 2, 0x0fda, X, CpuSSE, FP|Modrm, { RegMMX|LLongMem, RegMMX, 0 } },
|
| 1166 |
|
|
{"pminub", 2, 0x660fda, X, CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1167 |
|
|
{"pmovmskb", 2, 0x0fd7, X, CpuSSE, FP|Modrm, { RegMMX|InvMem, Reg32, 0 } },
|
| 1168 |
|
|
{"pmovmskb", 2, 0x660fd7, X, CpuSSE2,FP|Modrm, { RegXMM|InvMem, Reg32, 0 } },
|
| 1169 |
|
|
{"pmulhuw", 2, 0x0fe4, X, CpuSSE, FP|Modrm, { RegMMX|LLongMem, RegMMX, 0 } },
|
| 1170 |
|
|
{"pmulhuw", 2, 0x660fe4, X, CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1171 |
|
|
{"prefetchnta", 1, 0x0f18, 0, CpuSSE, FP|Modrm, { LLongMem, 0, 0 } },
|
| 1172 |
|
|
{"prefetcht0", 1, 0x0f18, 1, CpuSSE, FP|Modrm, { LLongMem, 0, 0 } },
|
| 1173 |
|
|
{"prefetcht1", 1, 0x0f18, 2, CpuSSE, FP|Modrm, { LLongMem, 0, 0 } },
|
| 1174 |
|
|
{"prefetcht2", 1, 0x0f18, 3, CpuSSE, FP|Modrm, { LLongMem, 0, 0 } },
|
| 1175 |
|
|
{"psadbw", 2, 0x0ff6, X, CpuSSE, FP|Modrm, { RegMMX|LLongMem, RegMMX, 0 } },
|
| 1176 |
|
|
{"psadbw", 2, 0x660ff6, X, CpuSSE2,FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1177 |
|
|
{"pshufw", 3, 0x0f70, X, CpuSSE, FP|Modrm, { Imm8, RegMMX|LLongMem, RegMMX } },
|
| 1178 |
|
|
{"rcpps", 2, 0x0f53, X, CpuSSE, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1179 |
|
|
{"rcpss", 2, 0xf30f53, X, CpuSSE, FP|Modrm, { RegXMM|WordMem, RegXMM, 0 } },
|
| 1180 |
|
|
{"rsqrtps", 2, 0x0f52, X, CpuSSE, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1181 |
|
|
{"rsqrtss", 2, 0xf30f52, X, CpuSSE, FP|Modrm, { RegXMM|WordMem, RegXMM, 0 } },
|
| 1182 |
|
|
{"sfence", 0, 0x0fae, 0xf8, CpuSSE, FP|ImmExt, { 0, 0, 0 } },
|
| 1183 |
|
|
{"shufps", 3, 0x0fc6, X, CpuSSE, FP|Modrm, { Imm8, RegXMM|LLongMem, RegXMM } },
|
| 1184 |
|
|
{"sqrtps", 2, 0x0f51, X, CpuSSE, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1185 |
|
|
{"sqrtss", 2, 0xf30f51, X, CpuSSE, FP|Modrm, { RegXMM|WordMem, RegXMM, 0 } },
|
| 1186 |
|
|
{"stmxcsr", 1, 0x0fae, 3, CpuSSE, FP|Modrm, { WordMem, 0, 0 } },
|
| 1187 |
|
|
{"subps", 2, 0x0f5c, X, CpuSSE, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1188 |
|
|
{"subss", 2, 0xf30f5c, X, CpuSSE, FP|Modrm, { RegXMM|WordMem, RegXMM, 0 } },
|
| 1189 |
|
|
{"ucomiss", 2, 0x0f2e, X, CpuSSE, FP|Modrm, { RegXMM|WordMem, RegXMM, 0 } },
|
| 1190 |
|
|
{"unpckhps", 2, 0x0f15, X, CpuSSE, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1191 |
|
|
{"unpcklps", 2, 0x0f14, X, CpuSSE, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1192 |
|
|
{"xorps", 2, 0x0f57, X, CpuSSE, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1193 |
|
|
|
| 1194 |
|
|
/* SSE-2 instructions. */
|
| 1195 |
|
|
|
| 1196 |
|
|
{"addpd", 2, 0x660f58, X, CpuSSE2, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1197 |
|
|
{"addsd", 2, 0xf20f58, X, CpuSSE2, FP|Modrm, { RegXMM|LongMem, RegXMM, 0 } },
|
| 1198 |
|
|
{"andnpd", 2, 0x660f55, X, CpuSSE2, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1199 |
|
|
{"andpd", 2, 0x660f54, X, CpuSSE2, FP|Modrm, { RegXMM|WordMem, RegXMM, 0 } },
|
| 1200 |
|
|
{"cmpeqpd", 2, 0x660fc2, 0, CpuSSE2, FP|Modrm|ImmExt,{ RegXMM|LLongMem, RegXMM, 0 } },
|
| 1201 |
|
|
{"cmpeqsd", 2, 0xf20fc2, 0, CpuSSE2, FP|Modrm|ImmExt,{ RegXMM|LongMem, RegXMM, 0 } },
|
| 1202 |
|
|
{"cmplepd", 2, 0x660fc2, 2, CpuSSE2, FP|Modrm|ImmExt,{ RegXMM|LLongMem, RegXMM, 0 } },
|
| 1203 |
|
|
{"cmplesd", 2, 0xf20fc2, 2, CpuSSE2, FP|Modrm|ImmExt,{ RegXMM|LongMem, RegXMM, 0 } },
|
| 1204 |
|
|
{"cmpltpd", 2, 0x660fc2, 1, CpuSSE2, FP|Modrm|ImmExt,{ RegXMM|LLongMem, RegXMM, 0 } },
|
| 1205 |
|
|
{"cmpltsd", 2, 0xf20fc2, 1, CpuSSE2, FP|Modrm|ImmExt,{ RegXMM|LongMem, RegXMM, 0 } },
|
| 1206 |
|
|
{"cmpneqpd", 2, 0x660fc2, 4, CpuSSE2, FP|Modrm|ImmExt,{ RegXMM|LLongMem, RegXMM, 0 } },
|
| 1207 |
|
|
{"cmpneqsd", 2, 0xf20fc2, 4, CpuSSE2, FP|Modrm|ImmExt,{ RegXMM|LongMem, RegXMM, 0 } },
|
| 1208 |
|
|
{"cmpnlepd", 2, 0x660fc2, 6, CpuSSE2, FP|Modrm|ImmExt,{ RegXMM|LLongMem, RegXMM, 0 } },
|
| 1209 |
|
|
{"cmpnlesd", 2, 0xf20fc2, 6, CpuSSE2, FP|Modrm|ImmExt,{ RegXMM|LongMem, RegXMM, 0 } },
|
| 1210 |
|
|
{"cmpnltpd", 2, 0x660fc2, 5, CpuSSE2, FP|Modrm|ImmExt,{ RegXMM|LLongMem, RegXMM, 0 } },
|
| 1211 |
|
|
{"cmpnltsd", 2, 0xf20fc2, 5, CpuSSE2, FP|Modrm|ImmExt,{ RegXMM|LongMem, RegXMM, 0 } },
|
| 1212 |
|
|
{"cmpordpd", 2, 0x660fc2, 7, CpuSSE2, FP|Modrm|ImmExt,{ RegXMM|LLongMem, RegXMM, 0 } },
|
| 1213 |
|
|
{"cmpordsd", 2, 0xf20fc2, 7, CpuSSE2, FP|Modrm|ImmExt,{ RegXMM|LongMem, RegXMM, 0 } },
|
| 1214 |
|
|
{"cmpunordpd",2, 0x660fc2, 3, CpuSSE2, FP|Modrm|ImmExt,{ RegXMM|LLongMem, RegXMM, 0 } },
|
| 1215 |
|
|
{"cmpunordsd",2, 0xf20fc2, 3, CpuSSE2, FP|Modrm|ImmExt,{ RegXMM|LongMem, RegXMM, 0 } },
|
| 1216 |
|
|
{"cmppd", 3, 0x660fc2, X, CpuSSE2, FP|Modrm, { Imm8, RegXMM|LLongMem, RegXMM } },
|
| 1217 |
|
|
{"cmpsd", 3, 0xf20fc2, X, CpuSSE2, FP|Modrm, { Imm8, RegXMM|LongMem, RegXMM } },
|
| 1218 |
|
|
{"comisd", 2, 0x660f2f, X, CpuSSE2, FP|Modrm, { RegXMM|LongMem, RegXMM, 0 } },
|
| 1219 |
|
|
{"cvtpi2pd", 2, 0x660f2a, X, CpuSSE2, FP|Modrm, { RegMMX|LLongMem, RegXMM, 0 } },
|
| 1220 |
|
|
{"cvtsi2sd", 2, 0xf20f2a, X, CpuSSE2, lq_Suf|IgnoreSize|Modrm,{ Reg32|Reg64|WordMem|LLongMem, RegXMM, 0 } },
|
| 1221 |
|
|
{"divpd", 2, 0x660f5e, X, CpuSSE2, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1222 |
|
|
{"divsd", 2, 0xf20f5e, X, CpuSSE2, FP|Modrm, { RegXMM|LongMem, RegXMM, 0 } },
|
| 1223 |
|
|
{"maxpd", 2, 0x660f5f, X, CpuSSE2, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1224 |
|
|
{"maxsd", 2, 0xf20f5f, X, CpuSSE2, FP|Modrm, { RegXMM|LongMem, RegXMM, 0 } },
|
| 1225 |
|
|
{"minpd", 2, 0x660f5d, X, CpuSSE2, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1226 |
|
|
{"minsd", 2, 0xf20f5d, X, CpuSSE2, FP|Modrm, { RegXMM|LongMem, RegXMM, 0 } },
|
| 1227 |
|
|
{"movapd", 2, 0x660f28, X, CpuSSE2, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1228 |
|
|
{"movapd", 2, 0x660f29, X, CpuSSE2, FP|Modrm, { RegXMM, RegXMM|LLongMem, 0 } },
|
| 1229 |
|
|
{"movhpd", 2, 0x660f16, X, CpuSSE2, FP|Modrm, { LLongMem, RegXMM, 0 } },
|
| 1230 |
|
|
{"movhpd", 2, 0x660f17, X, CpuSSE2, FP|Modrm, { RegXMM, LLongMem, 0 } },
|
| 1231 |
|
|
{"movlpd", 2, 0x660f12, X, CpuSSE2, FP|Modrm, { LLongMem, RegXMM, 0 } },
|
| 1232 |
|
|
{"movlpd", 2, 0x660f13, X, CpuSSE2, FP|Modrm, { RegXMM, LLongMem, 0 } },
|
| 1233 |
|
|
{"movmskpd", 2, 0x660f50, X, CpuSSE2, FP|Modrm, { RegXMM|InvMem, Reg32, 0 } },
|
| 1234 |
|
|
{"movntpd", 2, 0x660f2b, X, CpuSSE2, FP|Modrm, { RegXMM, LLongMem, 0 } },
|
| 1235 |
|
|
{"movsd", 2, 0xf20f10, X, CpuSSE2, FP|Modrm, { RegXMM|LongMem, RegXMM, 0 } },
|
| 1236 |
|
|
{"movsd", 2, 0xf20f11, X, CpuSSE2, FP|Modrm, { RegXMM, RegXMM|LongMem, 0 } },
|
| 1237 |
|
|
{"movupd", 2, 0x660f10, X, CpuSSE2, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1238 |
|
|
{"movupd", 2, 0x660f11, X, CpuSSE2, FP|Modrm, { RegXMM, RegXMM|LLongMem, 0 } },
|
| 1239 |
|
|
{"mulpd", 2, 0x660f59, X, CpuSSE2, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1240 |
|
|
{"mulsd", 2, 0xf20f59, X, CpuSSE2, FP|Modrm, { RegXMM|LongMem, RegXMM, 0 } },
|
| 1241 |
|
|
{"orpd", 2, 0x660f56, X, CpuSSE2, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1242 |
|
|
{"shufpd", 3, 0x660fc6, X, CpuSSE2, FP|Modrm, { Imm8, RegXMM|LLongMem, RegXMM } },
|
| 1243 |
|
|
{"sqrtpd", 2, 0x660f51, X, CpuSSE2, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1244 |
|
|
{"sqrtsd", 2, 0xf20f51, X, CpuSSE2, FP|Modrm, { RegXMM|LongMem, RegXMM, 0 } },
|
| 1245 |
|
|
{"subpd", 2, 0x660f5c, X, CpuSSE2, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1246 |
|
|
{"subsd", 2, 0xf20f5c, X, CpuSSE2, FP|Modrm, { RegXMM|LongMem, RegXMM, 0 } },
|
| 1247 |
|
|
{"ucomisd", 2, 0x660f2e, X, CpuSSE2, FP|Modrm, { RegXMM|LongMem, RegXMM, 0 } },
|
| 1248 |
|
|
{"unpckhpd", 2, 0x660f15, X, CpuSSE2, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1249 |
|
|
{"unpcklpd", 2, 0x660f14, X, CpuSSE2, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1250 |
|
|
{"xorpd", 2, 0x660f57, X, CpuSSE2, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1251 |
|
|
{"cvtdq2pd", 2, 0xf30fe6, X, CpuSSE2, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1252 |
|
|
{"cvtpd2dq", 2, 0xf20fe6, X, CpuSSE2, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1253 |
|
|
{"cvtdq2ps", 2, 0x0f5b, X, CpuSSE2, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1254 |
|
|
{"cvtpd2pi", 2, 0x660f2d, X, CpuSSE2, FP|Modrm, { RegXMM|LLongMem, RegMMX, 0 } },
|
| 1255 |
|
|
{"cvtpd2ps", 2, 0x660f5a, X, CpuSSE2, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1256 |
|
|
{"cvtps2pd", 2, 0x0f5a, X, CpuSSE2, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1257 |
|
|
{"cvtps2dq", 2, 0x660f5b, X, CpuSSE2, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1258 |
|
|
{"cvtsd2si", 2, 0xf20f2d, X, CpuSSE2, lq_Suf|IgnoreSize|Modrm,{ RegXMM|LLongMem, Reg32|Reg64, 0 } },
|
| 1259 |
|
|
{"cvtsd2ss", 2, 0xf20f5a, X, CpuSSE2, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1260 |
|
|
{"cvtss2sd", 2, 0xf30f5a, X, CpuSSE2, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1261 |
|
|
{"cvttpd2pi", 2, 0x660f2c, X, CpuSSE2, FP|Modrm, { RegXMM|LLongMem, RegMMX, 0 } },
|
| 1262 |
|
|
{"cvttsd2si", 2, 0xf20f2c, X, CpuSSE2, lq_Suf|IgnoreSize|Modrm,{ RegXMM|WordMem, Reg32|Reg64, 0 } },
|
| 1263 |
|
|
{"cvttpd2dq", 2, 0x660fe6, X, CpuSSE2, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1264 |
|
|
{"cvttps2dq", 2, 0xf30f5b, X, CpuSSE2, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1265 |
|
|
{"maskmovdqu",2, 0x660ff7, X, CpuSSE2, FP|Modrm, { RegXMM|InvMem, RegXMM, 0 } },
|
| 1266 |
|
|
{"movdqa", 2, 0x660f6f, X, CpuSSE2, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1267 |
|
|
{"movdqa", 2, 0x660f7f, X, CpuSSE2, FP|Modrm, { RegXMM, RegXMM|LLongMem, 0 } },
|
| 1268 |
|
|
{"movdqu", 2, 0xf30f6f, X, CpuSSE2, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1269 |
|
|
{"movdqu", 2, 0xf30f7f, X, CpuSSE2, FP|Modrm, { RegXMM, RegXMM|LLongMem, 0 } },
|
| 1270 |
|
|
{"movdq2q", 2, 0xf20fd6, X, CpuSSE2, FP|Modrm, { RegXMM|InvMem, RegMMX, 0 } },
|
| 1271 |
|
|
{"movq2dq", 2, 0xf30fd6, X, CpuSSE2, FP|Modrm, { RegMMX|InvMem, RegXMM, 0 } },
|
| 1272 |
|
|
{"pmuludq", 2, 0x0ff4, X, CpuSSE2, FP|Modrm, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1273 |
|
|
{"pmuludq", 2, 0x660ff4, X, CpuSSE2, FP|Modrm, { RegXMM|LongMem, RegXMM, 0 } },
|
| 1274 |
|
|
{"pshufd", 3, 0x660f70, X, CpuSSE2, FP|Modrm, { Imm8, RegXMM|LLongMem, RegXMM } },
|
| 1275 |
|
|
{"pshufhw", 3, 0xf30f70, X, CpuSSE2, FP|Modrm, { Imm8, RegXMM|LLongMem, RegXMM } },
|
| 1276 |
|
|
{"pshuflw", 3, 0xf20f70, X, CpuSSE2, FP|Modrm, { Imm8, RegXMM|LLongMem, RegXMM } },
|
| 1277 |
|
|
{"pslldq", 2, 0x660f73, 7, CpuSSE2, FP|Modrm, { Imm8, RegXMM, 0 } },
|
| 1278 |
|
|
{"psrldq", 2, 0x660f73, 3, CpuSSE2, FP|Modrm, { Imm8, RegXMM, 0 } },
|
| 1279 |
|
|
{"punpckhqdq",2, 0x660f6d, X, CpuSSE2, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1280 |
|
|
{"punpcklqdq",2, 0x660f6c, X, CpuSSE2, FP|Modrm, { RegXMM|LLongMem, RegXMM, 0 } },
|
| 1281 |
|
|
|
| 1282 |
|
|
/* AMD 3DNow! instructions. */
|
| 1283 |
|
|
|
| 1284 |
|
|
{"prefetch", 1, 0x0f0d, 0, Cpu3dnow, FP|Modrm, { ByteMem, 0, 0 } },
|
| 1285 |
|
|
{"prefetchw",1, 0x0f0d, 1, Cpu3dnow, FP|Modrm, { ByteMem, 0, 0 } },
|
| 1286 |
|
|
{"femms", 0, 0x0f0e, X, Cpu3dnow, FP, { 0, 0, 0 } },
|
| 1287 |
|
|
{"pavgusb", 2, 0x0f0f, 0xbf, Cpu3dnow, FP|Modrm|ImmExt, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1288 |
|
|
{"pf2id", 2, 0x0f0f, 0x1d, Cpu3dnow, FP|Modrm|ImmExt, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1289 |
|
|
{"pf2iw", 2, 0x0f0f, 0x1c, Cpu3dnow|Cpu686, FP|Modrm|ImmExt, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1290 |
|
|
{"pfacc", 2, 0x0f0f, 0xae, Cpu3dnow, FP|Modrm|ImmExt, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1291 |
|
|
{"pfadd", 2, 0x0f0f, 0x9e, Cpu3dnow, FP|Modrm|ImmExt, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1292 |
|
|
{"pfcmpeq", 2, 0x0f0f, 0xb0, Cpu3dnow, FP|Modrm|ImmExt, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1293 |
|
|
{"pfcmpge", 2, 0x0f0f, 0x90, Cpu3dnow, FP|Modrm|ImmExt, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1294 |
|
|
{"pfcmpgt", 2, 0x0f0f, 0xa0, Cpu3dnow, FP|Modrm|ImmExt, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1295 |
|
|
{"pfmax", 2, 0x0f0f, 0xa4, Cpu3dnow, FP|Modrm|ImmExt, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1296 |
|
|
{"pfmin", 2, 0x0f0f, 0x94, Cpu3dnow, FP|Modrm|ImmExt, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1297 |
|
|
{"pfmul", 2, 0x0f0f, 0xb4, Cpu3dnow, FP|Modrm|ImmExt, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1298 |
|
|
{"pfnacc", 2, 0x0f0f, 0x8a, Cpu3dnow|Cpu686, FP|Modrm|ImmExt, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1299 |
|
|
{"pfpnacc", 2, 0x0f0f, 0x8e, Cpu3dnow|Cpu686, FP|Modrm|ImmExt, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1300 |
|
|
{"pfrcp", 2, 0x0f0f, 0x96, Cpu3dnow, FP|Modrm|ImmExt, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1301 |
|
|
{"pfrcpit1", 2, 0x0f0f, 0xa6, Cpu3dnow, FP|Modrm|ImmExt, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1302 |
|
|
{"pfrcpit2", 2, 0x0f0f, 0xb6, Cpu3dnow, FP|Modrm|ImmExt, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1303 |
|
|
{"pfrsqit1", 2, 0x0f0f, 0xa7, Cpu3dnow, FP|Modrm|ImmExt, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1304 |
|
|
{"pfrsqrt", 2, 0x0f0f, 0x97, Cpu3dnow, FP|Modrm|ImmExt, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1305 |
|
|
{"pfsub", 2, 0x0f0f, 0x9a, Cpu3dnow, FP|Modrm|ImmExt, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1306 |
|
|
{"pfsubr", 2, 0x0f0f, 0xaa, Cpu3dnow, FP|Modrm|ImmExt, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1307 |
|
|
{"pi2fd", 2, 0x0f0f, 0x0d, Cpu3dnow, FP|Modrm|ImmExt, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1308 |
|
|
{"pi2fw", 2, 0x0f0f, 0x0c, Cpu3dnow|Cpu686, FP|Modrm|ImmExt, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1309 |
|
|
{"pmulhrw", 2, 0x0f0f, 0xb7, Cpu3dnow, FP|Modrm|ImmExt, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1310 |
|
|
{"pswapd", 2, 0x0f0f, 0xbb, Cpu3dnow|Cpu686, FP|Modrm|ImmExt, { RegMMX|LongMem, RegMMX, 0 } },
|
| 1311 |
|
|
|
| 1312 |
|
|
/* AMD extensions. */
|
| 1313 |
|
|
{"syscall", 0, 0x0f05, X, CpuK6, NoSuf, { 0, 0, 0} },
|
| 1314 |
|
|
{"sysret", 0, 0x0f07, X, CpuK6, lq_Suf|DefaultSize, { 0, 0, 0} },
|
| 1315 |
|
|
{"swapgs", 0, 0x0f01, 0xf8, Cpu64, NoSuf|ImmExt, { 0, 0, 0} },
|
| 1316 |
|
|
|
| 1317 |
|
|
/* sentinel */
|
| 1318 |
|
|
{NULL, 0, 0, 0, 0, 0, { 0, 0, 0} }
|
| 1319 |
|
|
};
|
| 1320 |
|
|
#undef X
|
| 1321 |
|
|
#undef NoSuf
|
| 1322 |
|
|
#undef b_Suf
|
| 1323 |
|
|
#undef w_Suf
|
| 1324 |
|
|
#undef l_Suf
|
| 1325 |
|
|
#undef q_Suf
|
| 1326 |
|
|
#undef x_Suf
|
| 1327 |
|
|
#undef bw_Suf
|
| 1328 |
|
|
#undef bl_Suf
|
| 1329 |
|
|
#undef wl_Suf
|
| 1330 |
|
|
#undef wlq_Suf
|
| 1331 |
|
|
#undef sl_Suf
|
| 1332 |
|
|
#undef bwl_Suf
|
| 1333 |
|
|
#undef bwlq_Suf
|
| 1334 |
|
|
#undef FP
|
| 1335 |
|
|
#undef l_FP
|
| 1336 |
|
|
#undef x_FP
|
| 1337 |
|
|
#undef sl_FP
|
| 1338 |
|
|
|
| 1339 |
|
|
#define MAX_MNEM_SIZE 16 /* for parsing insn mnemonics from input */
|
| 1340 |
|
|
|
| 1341 |
|
|
|
| 1342 |
|
|
/* 386 register table. */
|
| 1343 |
|
|
|
| 1344 |
|
|
static const reg_entry i386_regtab[] = {
|
| 1345 |
|
|
/* make %st first as we test for it */
|
| 1346 |
|
|
{"st", FloatReg|FloatAcc, 0, 0},
|
| 1347 |
|
|
/* 8 bit regs */
|
| 1348 |
|
|
#define REGNAM_AL 1 /* Entry in i386_regtab. */
|
| 1349 |
|
|
{"al", Reg8|Acc, 0, 0},
|
| 1350 |
|
|
{"cl", Reg8|ShiftCount, 0, 1},
|
| 1351 |
|
|
{"dl", Reg8, 0, 2},
|
| 1352 |
|
|
{"bl", Reg8, 0, 3},
|
| 1353 |
|
|
{"ah", Reg8, 0, 4},
|
| 1354 |
|
|
{"ch", Reg8, 0, 5},
|
| 1355 |
|
|
{"dh", Reg8, 0, 6},
|
| 1356 |
|
|
{"bh", Reg8, 0, 7},
|
| 1357 |
|
|
{"axl", Reg8|Acc, RegRex64, 0}, /* Must be in the "al + 8" slot. */
|
| 1358 |
|
|
{"cxl", Reg8, RegRex64, 1},
|
| 1359 |
|
|
{"dxl", Reg8, RegRex64, 2},
|
| 1360 |
|
|
{"bxl", Reg8, RegRex64, 3},
|
| 1361 |
|
|
{"spl", Reg8, RegRex64, 4},
|
| 1362 |
|
|
{"bpl", Reg8, RegRex64, 5},
|
| 1363 |
|
|
{"sil", Reg8, RegRex64, 6},
|
| 1364 |
|
|
{"dil", Reg8, RegRex64, 7},
|
| 1365 |
|
|
{"r8b", Reg8, RegRex64|RegRex, 0},
|
| 1366 |
|
|
{"r9b", Reg8, RegRex64|RegRex, 1},
|
| 1367 |
|
|
{"r10b", Reg8, RegRex64|RegRex, 2},
|
| 1368 |
|
|
{"r11b", Reg8, RegRex64|RegRex, 3},
|
| 1369 |
|
|
{"r12b", Reg8, RegRex64|RegRex, 4},
|
| 1370 |
|
|
{"r13b", Reg8, RegRex64|RegRex, 5},
|
| 1371 |
|
|
{"r14b", Reg8, RegRex64|RegRex, 6},
|
| 1372 |
|
|
{"r15b", Reg8, RegRex64|RegRex, 7},
|
| 1373 |
|
|
/* 16 bit regs */
|
| 1374 |
|
|
#define REGNAM_AX 25
|
| 1375 |
|
|
{"ax", Reg16|Acc, 0, 0},
|
| 1376 |
|
|
{"cx", Reg16, 0, 1},
|
| 1377 |
|
|
{"dx", Reg16|InOutPortReg, 0, 2},
|
| 1378 |
|
|
{"bx", Reg16|BaseIndex, 0, 3},
|
| 1379 |
|
|
{"sp", Reg16, 0, 4},
|
| 1380 |
|
|
{"bp", Reg16|BaseIndex, 0, 5},
|
| 1381 |
|
|
{"si", Reg16|BaseIndex, 0, 6},
|
| 1382 |
|
|
{"di", Reg16|BaseIndex, 0, 7},
|
| 1383 |
|
|
{"r8w", Reg16, RegRex, 0},
|
| 1384 |
|
|
{"r9w", Reg16, RegRex, 1},
|
| 1385 |
|
|
{"r10w", Reg16, RegRex, 2},
|
| 1386 |
|
|
{"r11w", Reg16, RegRex, 3},
|
| 1387 |
|
|
{"r12w", Reg16, RegRex, 4},
|
| 1388 |
|
|
{"r13w", Reg16, RegRex, 5},
|
| 1389 |
|
|
{"r14w", Reg16, RegRex, 6},
|
| 1390 |
|
|
{"r15w", Reg16, RegRex, 7},
|
| 1391 |
|
|
/* 32 bit regs */
|
| 1392 |
|
|
#define REGNAM_EAX 41
|
| 1393 |
|
|
{"eax", Reg32|BaseIndex|Acc, 0, 0}, /* Must be in ax + 16 slot */
|
| 1394 |
|
|
{"ecx", Reg32|BaseIndex, 0, 1},
|
| 1395 |
|
|
{"edx", Reg32|BaseIndex, 0, 2},
|
| 1396 |
|
|
{"ebx", Reg32|BaseIndex, 0, 3},
|
| 1397 |
|
|
{"esp", Reg32, 0, 4},
|
| 1398 |
|
|
{"ebp", Reg32|BaseIndex, 0, 5},
|
| 1399 |
|
|
{"esi", Reg32|BaseIndex, 0, 6},
|
| 1400 |
|
|
{"edi", Reg32|BaseIndex, 0, 7},
|
| 1401 |
|
|
{"r8d", Reg32|BaseIndex, RegRex, 0},
|
| 1402 |
|
|
{"r9d", Reg32|BaseIndex, RegRex, 1},
|
| 1403 |
|
|
{"r10d", Reg32|BaseIndex, RegRex, 2},
|
| 1404 |
|
|
{"r11d", Reg32|BaseIndex, RegRex, 3},
|
| 1405 |
|
|
{"r12d", Reg32|BaseIndex, RegRex, 4},
|
| 1406 |
|
|
{"r13d", Reg32|BaseIndex, RegRex, 5},
|
| 1407 |
|
|
{"r14d", Reg32|BaseIndex, RegRex, 6},
|
| 1408 |
|
|
{"r15d", Reg32|BaseIndex, RegRex, 7},
|
| 1409 |
|
|
{"rax", Reg64|BaseIndex|Acc, 0, 0},
|
| 1410 |
|
|
{"rcx", Reg64|BaseIndex, 0, 1},
|
| 1411 |
|
|
{"rdx", Reg64|BaseIndex, 0, 2},
|
| 1412 |
|
|
{"rbx", Reg64|BaseIndex, 0, 3},
|
| 1413 |
|
|
{"rsp", Reg64, 0, 4},
|
| 1414 |
|
|
{"rbp", Reg64|BaseIndex, 0, 5},
|
| 1415 |
|
|
{"rsi", Reg64|BaseIndex, 0, 6},
|
| 1416 |
|
|
{"rdi", Reg64|BaseIndex, 0, 7},
|
| 1417 |
|
|
{"r8", Reg64|BaseIndex, RegRex, 0},
|
| 1418 |
|
|
{"r9", Reg64|BaseIndex, RegRex, 1},
|
| 1419 |
|
|
{"r10", Reg64|BaseIndex, RegRex, 2},
|
| 1420 |
|
|
{"r11", Reg64|BaseIndex, RegRex, 3},
|
| 1421 |
|
|
{"r12", Reg64|BaseIndex, RegRex, 4},
|
| 1422 |
|
|
{"r13", Reg64|BaseIndex, RegRex, 5},
|
| 1423 |
|
|
{"r14", Reg64|BaseIndex, RegRex, 6},
|
| 1424 |
|
|
{"r15", Reg64|BaseIndex, RegRex, 7},
|
| 1425 |
|
|
/* segment registers */
|
| 1426 |
|
|
{"es", SReg2, 0, 0},
|
| 1427 |
|
|
{"cs", SReg2, 0, 1},
|
| 1428 |
|
|
{"ss", SReg2, 0, 2},
|
| 1429 |
|
|
{"ds", SReg2, 0, 3},
|
| 1430 |
|
|
{"fs", SReg3, 0, 4},
|
| 1431 |
|
|
{"gs", SReg3, 0, 5},
|
| 1432 |
|
|
/* control registers */
|
| 1433 |
|
|
{"cr0", Control, 0, 0},
|
| 1434 |
|
|
{"cr1", Control, 0, 1},
|
| 1435 |
|
|
{"cr2", Control, 0, 2},
|
| 1436 |
|
|
{"cr3", Control, 0, 3},
|
| 1437 |
|
|
{"cr4", Control, 0, 4},
|
| 1438 |
|
|
{"cr5", Control, 0, 5},
|
| 1439 |
|
|
{"cr6", Control, 0, 6},
|
| 1440 |
|
|
{"cr7", Control, 0, 7},
|
| 1441 |
|
|
{"cr8", Control, RegRex, 0},
|
| 1442 |
|
|
{"cr9", Control, RegRex, 1},
|
| 1443 |
|
|
{"cr10", Control, RegRex, 2},
|
| 1444 |
|
|
{"cr11", Control, RegRex, 3},
|
| 1445 |
|
|
{"cr12", Control, RegRex, 4},
|
| 1446 |
|
|
{"cr13", Control, RegRex, 5},
|
| 1447 |
|
|
{"cr14", Control, RegRex, 6},
|
| 1448 |
|
|
{"cr15", Control, RegRex, 7},
|
| 1449 |
|
|
/* debug registers */
|
| 1450 |
|
|
{"db0", Debug, 0, 0},
|
| 1451 |
|
|
{"db1", Debug, 0, 1},
|
| 1452 |
|
|
{"db2", Debug, 0, 2},
|
| 1453 |
|
|
{"db3", Debug, 0, 3},
|
| 1454 |
|
|
{"db4", Debug, 0, 4},
|
| 1455 |
|
|
{"db5", Debug, 0, 5},
|
| 1456 |
|
|
{"db6", Debug, 0, 6},
|
| 1457 |
|
|
{"db7", Debug, 0, 7},
|
| 1458 |
|
|
{"db8", Debug, RegRex, 0},
|
| 1459 |
|
|
{"db9", Debug, RegRex, 1},
|
| 1460 |
|
|
{"db10", Debug, RegRex, 2},
|
| 1461 |
|
|
{"db11", Debug, RegRex, 3},
|
| 1462 |
|
|
{"db12", Debug, RegRex, 4},
|
| 1463 |
|
|
{"db13", Debug, RegRex, 5},
|
| 1464 |
|
|
{"db14", Debug, RegRex, 6},
|
| 1465 |
|
|
{"db15", Debug, RegRex, 7},
|
| 1466 |
|
|
{"dr0", Debug, 0, 0},
|
| 1467 |
|
|
{"dr1", Debug, 0, 1},
|
| 1468 |
|
|
{"dr2", Debug, 0, 2},
|
| 1469 |
|
|
{"dr3", Debug, 0, 3},
|
| 1470 |
|
|
{"dr4", Debug, 0, 4},
|
| 1471 |
|
|
{"dr5", Debug, 0, 5},
|
| 1472 |
|
|
{"dr6", Debug, 0, 6},
|
| 1473 |
|
|
{"dr7", Debug, 0, 7},
|
| 1474 |
|
|
{"dr8", Debug, RegRex, 0},
|
| 1475 |
|
|
{"dr9", Debug, RegRex, 1},
|
| 1476 |
|
|
{"dr10", Debug, RegRex, 2},
|
| 1477 |
|
|
{"dr11", Debug, RegRex, 3},
|
| 1478 |
|
|
{"dr12", Debug, RegRex, 4},
|
| 1479 |
|
|
{"dr13", Debug, RegRex, 5},
|
| 1480 |
|
|
{"dr14", Debug, RegRex, 6},
|
| 1481 |
|
|
{"dr15", Debug, RegRex, 7},
|
| 1482 |
|
|
/* test registers */
|
| 1483 |
|
|
{"tr0", Test, 0, 0},
|
| 1484 |
|
|
{"tr1", Test, 0, 1},
|
| 1485 |
|
|
{"tr2", Test, 0, 2},
|
| 1486 |
|
|
{"tr3", Test, 0, 3},
|
| 1487 |
|
|
{"tr4", Test, 0, 4},
|
| 1488 |
|
|
{"tr5", Test, 0, 5},
|
| 1489 |
|
|
{"tr6", Test, 0, 6},
|
| 1490 |
|
|
{"tr7", Test, 0, 7},
|
| 1491 |
|
|
/* mmx and simd registers */
|
| 1492 |
|
|
{"mm0", RegMMX, 0, 0},
|
| 1493 |
|
|
{"mm1", RegMMX, 0, 1},
|
| 1494 |
|
|
{"mm2", RegMMX, 0, 2},
|
| 1495 |
|
|
{"mm3", RegMMX, 0, 3},
|
| 1496 |
|
|
{"mm4", RegMMX, 0, 4},
|
| 1497 |
|
|
{"mm5", RegMMX, 0, 5},
|
| 1498 |
|
|
{"mm6", RegMMX, 0, 6},
|
| 1499 |
|
|
{"mm7", RegMMX, 0, 7},
|
| 1500 |
|
|
{"xmm0", RegXMM, 0, 0},
|
| 1501 |
|
|
{"xmm1", RegXMM, 0, 1},
|
| 1502 |
|
|
{"xmm2", RegXMM, 0, 2},
|
| 1503 |
|
|
{"xmm3", RegXMM, 0, 3},
|
| 1504 |
|
|
{"xmm4", RegXMM, 0, 4},
|
| 1505 |
|
|
{"xmm5", RegXMM, 0, 5},
|
| 1506 |
|
|
{"xmm6", RegXMM, 0, 6},
|
| 1507 |
|
|
{"xmm7", RegXMM, 0, 7},
|
| 1508 |
|
|
{"xmm8", RegXMM, RegRex, 0},
|
| 1509 |
|
|
{"xmm9", RegXMM, RegRex, 1},
|
| 1510 |
|
|
{"xmm10", RegXMM, RegRex, 2},
|
| 1511 |
|
|
{"xmm11", RegXMM, RegRex, 3},
|
| 1512 |
|
|
{"xmm12", RegXMM, RegRex, 4},
|
| 1513 |
|
|
{"xmm13", RegXMM, RegRex, 5},
|
| 1514 |
|
|
{"xmm14", RegXMM, RegRex, 6},
|
| 1515 |
|
|
{"xmm15", RegXMM, RegRex, 7},
|
| 1516 |
|
|
/* no type will make this register rejected for all purposes except
|
| 1517 |
|
|
for addressing. This saves creating one extra type for RIP. */
|
| 1518 |
|
|
{"rip", BaseIndex, 0, 0}
|
| 1519 |
|
|
};
|
| 1520 |
|
|
|
| 1521 |
|
|
static const reg_entry i386_float_regtab[] = {
|
| 1522 |
|
|
{"st(0)", FloatReg|FloatAcc, 0, 0},
|
| 1523 |
|
|
{"st(1)", FloatReg, 0, 1},
|
| 1524 |
|
|
{"st(2)", FloatReg, 0, 2},
|
| 1525 |
|
|
{"st(3)", FloatReg, 0, 3},
|
| 1526 |
|
|
{"st(4)", FloatReg, 0, 4},
|
| 1527 |
|
|
{"st(5)", FloatReg, 0, 5},
|
| 1528 |
|
|
{"st(6)", FloatReg, 0, 6},
|
| 1529 |
|
|
{"st(7)", FloatReg, 0, 7}
|
| 1530 |
|
|
};
|
| 1531 |
|
|
|
| 1532 |
|
|
#define MAX_REG_NAME_SIZE 8 /* for parsing register names from input */
|
| 1533 |
|
|
|
| 1534 |
|
|
/* segment stuff */
|
| 1535 |
|
|
static const seg_entry cs = { "cs", 0x2e };
|
| 1536 |
|
|
static const seg_entry ds = { "ds", 0x3e };
|
| 1537 |
|
|
static const seg_entry ss = { "ss", 0x36 };
|
| 1538 |
|
|
static const seg_entry es = { "es", 0x26 };
|
| 1539 |
|
|
static const seg_entry fs = { "fs", 0x64 };
|
| 1540 |
|
|
static const seg_entry gs = { "gs", 0x65 };
|
| 1541 |
|
|
|
| 1542 |
|
|
/* end of opcode/i386.h */
|
