OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [insight/] [include/] [opcode/] [s390.h] - Blame information for rev 1774

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 578 markom
/* s390.h -- Header file for S390 opcode table
2
   Copyright 2000, 2001 Free Software Foundation, Inc.
3
   Contributed by Martin Schwidefsky (schwidefsky@de.ibm.com).
4
 
5
   This file is part of BFD, the Binary File Descriptor library.
6
 
7
   This program is free software; you can redistribute it and/or modify
8
   it under the terms of the GNU General Public License as published by
9
   the Free Software Foundation; either version 2 of the License, or
10
   (at your option) any later version.
11
 
12
   This program is distributed in the hope that it will be useful,
13
   but WITHOUT ANY WARRANTY; without even the implied warranty of
14
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
15
   GNU General Public License for more details.
16
 
17
   You should have received a copy of the GNU General Public License
18
   along with this program; if not, write to the Free Software
19
   Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA
20
   02111-1307, USA.  */
21
 
22
#ifndef S390_H
23
#define S390_H
24
 
25
/* List of instruction sets variations. */
26
 
27
enum s390_opcode_arch_val
28
  {
29
    S390_OPCODE_ESA = 0,
30
    S390_OPCODE_ESAME
31
  };
32
 
33
/* The opcode table is an array of struct s390_opcode.  */
34
 
35
struct s390_opcode
36
  {
37
    /* The opcode name.  */
38
    const char * name;
39
 
40
    /* The opcode itself.  Those bits which will be filled in with
41
       operands are zeroes.  */
42
    unsigned char opcode[6];
43
 
44
    /* The opcode mask.  This is used by the disassembler.  This is a
45
       mask containing ones indicating those bits which must match the
46
       opcode field, and zeroes indicating those bits which need not
47
       match (and are presumably filled in by operands).  */
48
    unsigned char mask[6];
49
 
50
    /* The opcode length in bytes. */
51
    int oplen;
52
 
53
    /* An array of operand codes.  Each code is an index into the
54
       operand table.  They appear in the order which the operands must
55
       appear in assembly code, and are terminated by a zero.  */
56
    unsigned char operands[6];
57
 
58
    /* Bitmask of architectures this opcode is available for.  */
59
    unsigned int architecture;
60
  };
61
 
62
/* The table itself is sorted by major opcode number, and is otherwise
63
   in the order in which the disassembler should consider
64
   instructions.  */
65
extern const struct s390_opcode s390_opcodes[];
66
extern const int                s390_num_opcodes;
67
 
68
/* A opcode format table for the .insn pseudo mnemonic.  */
69
extern const struct s390_opcode s390_opformats[];
70
extern const int                s390_num_opformats;
71
 
72
/* Values defined for the flags field of a struct powerpc_opcode.  */
73
 
74
/* The operands table is an array of struct s390_operand.  */
75
 
76
struct s390_operand
77
  {
78
    /* The number of bits in the operand.  */
79
    int bits;
80
 
81
    /* How far the operand is left shifted in the instruction.  */
82
    int shift;
83
 
84
    /* One bit syntax flags.  */
85
    unsigned long flags;
86
  };
87
 
88
/* Elements in the table are retrieved by indexing with values from
89
   the operands field of the powerpc_opcodes table.  */
90
 
91
extern const struct s390_operand s390_operands[];
92
 
93
/* Values defined for the flags field of a struct s390_operand.  */
94
 
95
/* This operand names a register.  The disassembler uses this to print
96
   register names with a leading 'r'.  */
97
#define S390_OPERAND_GPR 0x1
98
 
99
/* This operand names a floating point register.  The disassembler
100
   prints these with a leading 'f'. */
101
#define S390_OPERAND_FPR 0x2
102
 
103
/* This operand names an access register.  The disassembler
104
   prints these with a leading 'a'.  */
105
#define S390_OPERAND_AR 0x4
106
 
107
/* This operand names a control register.  The disassembler
108
   prints these with a leading 'c'.  */
109
#define S390_OPERAND_CR 0x8
110
 
111
/* This operand is a displacement.  */
112
#define S390_OPERAND_DISP 0x10
113
 
114
/* This operand names a base register.  */
115
#define S390_OPERAND_BASE 0x20
116
 
117
/* This operand names an index register, it can be skipped.  */
118
#define S390_OPERAND_INDEX 0x40
119
 
120
/* This operand is a relative branch displacement.  The disassembler
121
   prints these symbolically if possible.  */
122
#define S390_OPERAND_PCREL 0x80
123
 
124
/* This operand takes signed values.  */
125
#define S390_OPERAND_SIGNED 0x100
126
 
127
/* This operand is a length.  */
128
#define S390_OPERAND_LENGTH 0x200
129
 
130
#endif /* S390_H */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.