OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [insight/] [sim/] [tic80/] [alu.h] - Blame information for rev 578

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 578 markom
/* Texas Instruments TMS320C80 (MVP) Simulator.
2
   Copyright (C) 1997 Free Software Foundation, Inc.
3
   Contributed by Cygnus Support.
4
 
5
This file is part of GDB, the GNU debugger.
6
 
7
This program is free software; you can redistribute it and/or modify
8
it under the terms of the GNU General Public License as published by
9
the Free Software Foundation; either version 2, or (at your option)
10
any later version.
11
 
12
This program is distributed in the hope that it will be useful,
13
but WITHOUT ANY WARRANTY; without even the implied warranty of
14
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
15
GNU General Public License for more details.
16
 
17
You should have received a copy of the GNU General Public License along
18
with this program; if not, write to the Free Software Foundation, Inc.,
19
59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */
20
 
21
 
22
 
23
#ifndef _TIC80_ALU_H_
24
#define _TIC80_ALU_H_
25
 
26
#define ALU_CARRY 0 /* FIXME */
27
 
28
#define ALU32_END(TARG) \
29
{ \
30
  (TARG) = ALU32_RESULT; /* FIXME */ \
31
}
32
 
33
#define ALU_END(TARG) ALU32_END(TARG)
34
 
35
#include "sim-alu.h"
36
 
37
 
38
 
39
/* Bring data in from the cold */
40
 
41
#define IMEM32(CIA) \
42
(sim_core_read_aligned_4(STATE_CPU (sd, 0), CIA, exec_map, (CIA).ip))
43
 
44
#define IMEM32_IMMED(CIA, N) \
45
(sim_core_read_aligned_4 (STATE_CPU (sd, 0), CIA, exec_map, (CIA).ip + 4 * (N)))
46
 
47
#define MEM(SIGN, EA, NR_BYTES) \
48
((SIGN##_##NR_BYTES) sim_core_read_unaligned_##NR_BYTES (STATE_CPU (sd, 0), cia, \
49
                                                         read_map, \
50
                                                         (EA)))
51
 
52
#define STORE(EA, NR_BYTES, VAL) \
53
do { \
54
  sim_core_write_unaligned_##NR_BYTES (STATE_CPU (sd, 0), cia, \
55
                                       write_map, \
56
                                       (EA), (VAL)); \
57
} while (0)
58
 
59
 
60
#define long_immediate(VARIABLE) \
61
     unsigned_word VARIABLE = MEM (unsigned, nia.ip, 4); \
62
     cia.dp += sizeof (instruction_word); \
63
     nia.ip += sizeof (instruction_word); \
64
     nia.dp += sizeof (instruction_word);
65
 
66
 
67
 
68
/* Floating point support */
69
 
70
#define IS_FP_AVAILABLE ((CPU)->cr[IE_CR] & IE_CR_IE)
71
 
72
#include "sim-fpu.h"
73
 
74
 
75
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.