| 1 |
1275 |
phoenix |
/* radeon.h -- ATI Radeon DRM template customization -*- linux-c -*-
|
| 2 |
|
|
* Created: Wed Feb 14 17:07:34 2001 by gareth@valinux.com
|
| 3 |
|
|
*
|
| 4 |
|
|
* Copyright 2000 VA Linux Systems, Inc., Sunnyvale, California.
|
| 5 |
|
|
* All Rights Reserved.
|
| 6 |
|
|
*
|
| 7 |
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
| 8 |
|
|
* copy of this software and associated documentation files (the "Software"),
|
| 9 |
|
|
* to deal in the Software without restriction, including without limitation
|
| 10 |
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
| 11 |
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
| 12 |
|
|
* Software is furnished to do so, subject to the following conditions:
|
| 13 |
|
|
*
|
| 14 |
|
|
* The above copyright notice and this permission notice (including the next
|
| 15 |
|
|
* paragraph) shall be included in all copies or substantial portions of the
|
| 16 |
|
|
* Software.
|
| 17 |
|
|
*
|
| 18 |
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
| 19 |
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
| 20 |
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
| 21 |
|
|
* VA LINUX SYSTEMS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
| 22 |
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
| 23 |
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
| 24 |
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
| 25 |
|
|
*
|
| 26 |
|
|
* Authors:
|
| 27 |
|
|
* Gareth Hughes <gareth@valinux.com>
|
| 28 |
|
|
* Keith Whitwell <keith@tungstengraphics.com>
|
| 29 |
|
|
*/
|
| 30 |
|
|
|
| 31 |
|
|
#ifndef __RADEON_H__
|
| 32 |
|
|
#define __RADEON_H__
|
| 33 |
|
|
|
| 34 |
|
|
/* This remains constant for all DRM template files.
|
| 35 |
|
|
*/
|
| 36 |
|
|
#define DRM(x) radeon_##x
|
| 37 |
|
|
|
| 38 |
|
|
/* General customization:
|
| 39 |
|
|
*/
|
| 40 |
|
|
#define __HAVE_AGP 1
|
| 41 |
|
|
#define __MUST_HAVE_AGP 0
|
| 42 |
|
|
#define __HAVE_MTRR 1
|
| 43 |
|
|
#define __HAVE_CTX_BITMAP 1
|
| 44 |
|
|
#define __HAVE_SG 1
|
| 45 |
|
|
#define __HAVE_PCI_DMA 1
|
| 46 |
|
|
|
| 47 |
|
|
#define DRIVER_AUTHOR "Gareth Hughes, Keith Whitwell, others."
|
| 48 |
|
|
|
| 49 |
|
|
#define DRIVER_NAME "radeon"
|
| 50 |
|
|
#define DRIVER_DESC "ATI Radeon"
|
| 51 |
|
|
#define DRIVER_DATE "20020828"
|
| 52 |
|
|
|
| 53 |
|
|
#define DRIVER_MAJOR 1
|
| 54 |
|
|
#define DRIVER_MINOR 7
|
| 55 |
|
|
#define DRIVER_PATCHLEVEL 0
|
| 56 |
|
|
|
| 57 |
|
|
/* Interface history:
|
| 58 |
|
|
*
|
| 59 |
|
|
* 1.1 - ??
|
| 60 |
|
|
* 1.2 - Add vertex2 ioctl (keith)
|
| 61 |
|
|
* - Add stencil capability to clear ioctl (gareth, keith)
|
| 62 |
|
|
* - Increase MAX_TEXTURE_LEVELS (brian)
|
| 63 |
|
|
* 1.3 - Add cmdbuf ioctl (keith)
|
| 64 |
|
|
* - Add support for new radeon packets (keith)
|
| 65 |
|
|
* - Add getparam ioctl (keith)
|
| 66 |
|
|
* - Add flip-buffers ioctl, deprecate fullscreen foo (keith).
|
| 67 |
|
|
* 1.4 - Add scratch registers to get_param ioctl.
|
| 68 |
|
|
* 1.5 - Add r200 packets to cmdbuf ioctl
|
| 69 |
|
|
* - Add r200 function to init ioctl
|
| 70 |
|
|
* - Add 'scalar2' instruction to cmdbuf
|
| 71 |
|
|
* 1.6 - Add static agp memory manager
|
| 72 |
|
|
* Add irq handler (won't be turned on unless X server knows to)
|
| 73 |
|
|
* Add irq ioctls and irq_active getparam.
|
| 74 |
|
|
* Add wait command for cmdbuf ioctl
|
| 75 |
|
|
* Add agp offset query for getparam
|
| 76 |
|
|
* 1.7 - Add support for cube map registers: R200_PP_CUBIC_FACES_[0..5]
|
| 77 |
|
|
* and R200_PP_CUBIC_OFFSET_F1_[0..5].
|
| 78 |
|
|
* Added packets R200_EMIT_PP_CUBIC_FACES_[0..5] and
|
| 79 |
|
|
* R200_EMIT_PP_CUBIC_OFFSETS_[0..5]. (brian)
|
| 80 |
|
|
*/
|
| 81 |
|
|
#define DRIVER_IOCTLS \
|
| 82 |
|
|
[DRM_IOCTL_NR(DRM_IOCTL_DMA)] = { radeon_cp_buffers, 1, 0 }, \
|
| 83 |
|
|
[DRM_IOCTL_NR(DRM_IOCTL_RADEON_CP_INIT)] = { radeon_cp_init, 1, 1 }, \
|
| 84 |
|
|
[DRM_IOCTL_NR(DRM_IOCTL_RADEON_CP_START)] = { radeon_cp_start, 1, 1 }, \
|
| 85 |
|
|
[DRM_IOCTL_NR(DRM_IOCTL_RADEON_CP_STOP)] = { radeon_cp_stop, 1, 1 }, \
|
| 86 |
|
|
[DRM_IOCTL_NR(DRM_IOCTL_RADEON_CP_RESET)] = { radeon_cp_reset, 1, 1 }, \
|
| 87 |
|
|
[DRM_IOCTL_NR(DRM_IOCTL_RADEON_CP_IDLE)] = { radeon_cp_idle, 1, 0 }, \
|
| 88 |
|
|
[DRM_IOCTL_NR(DRM_IOCTL_RADEON_RESET)] = { radeon_engine_reset, 1, 0 }, \
|
| 89 |
|
|
[DRM_IOCTL_NR(DRM_IOCTL_RADEON_FULLSCREEN)] = { radeon_fullscreen, 1, 0 }, \
|
| 90 |
|
|
[DRM_IOCTL_NR(DRM_IOCTL_RADEON_SWAP)] = { radeon_cp_swap, 1, 0 }, \
|
| 91 |
|
|
[DRM_IOCTL_NR(DRM_IOCTL_RADEON_CLEAR)] = { radeon_cp_clear, 1, 0 }, \
|
| 92 |
|
|
[DRM_IOCTL_NR(DRM_IOCTL_RADEON_VERTEX)] = { radeon_cp_vertex, 1, 0 }, \
|
| 93 |
|
|
[DRM_IOCTL_NR(DRM_IOCTL_RADEON_INDICES)] = { radeon_cp_indices, 1, 0 }, \
|
| 94 |
|
|
[DRM_IOCTL_NR(DRM_IOCTL_RADEON_TEXTURE)] = { radeon_cp_texture, 1, 0 }, \
|
| 95 |
|
|
[DRM_IOCTL_NR(DRM_IOCTL_RADEON_STIPPLE)] = { radeon_cp_stipple, 1, 0 }, \
|
| 96 |
|
|
[DRM_IOCTL_NR(DRM_IOCTL_RADEON_INDIRECT)] = { radeon_cp_indirect, 1, 1 }, \
|
| 97 |
|
|
[DRM_IOCTL_NR(DRM_IOCTL_RADEON_VERTEX2)] = { radeon_cp_vertex2, 1, 0 }, \
|
| 98 |
|
|
[DRM_IOCTL_NR(DRM_IOCTL_RADEON_CMDBUF)] = { radeon_cp_cmdbuf, 1, 0 }, \
|
| 99 |
|
|
[DRM_IOCTL_NR(DRM_IOCTL_RADEON_GETPARAM)] = { radeon_cp_getparam, 1, 0 }, \
|
| 100 |
|
|
[DRM_IOCTL_NR(DRM_IOCTL_RADEON_FLIP)] = { radeon_cp_flip, 1, 0 }, \
|
| 101 |
|
|
[DRM_IOCTL_NR(DRM_IOCTL_RADEON_ALLOC)] = { radeon_mem_alloc, 1, 0 }, \
|
| 102 |
|
|
[DRM_IOCTL_NR(DRM_IOCTL_RADEON_FREE)] = { radeon_mem_free, 1, 0 }, \
|
| 103 |
|
|
[DRM_IOCTL_NR(DRM_IOCTL_RADEON_INIT_HEAP)] = { radeon_mem_init_heap, 1, 1 }, \
|
| 104 |
|
|
[DRM_IOCTL_NR(DRM_IOCTL_RADEON_IRQ_EMIT)] = { radeon_irq_emit, 1, 0 }, \
|
| 105 |
|
|
[DRM_IOCTL_NR(DRM_IOCTL_RADEON_IRQ_WAIT)] = { radeon_irq_wait, 1, 0 },
|
| 106 |
|
|
|
| 107 |
|
|
|
| 108 |
|
|
#define USE_IRQS 1
|
| 109 |
|
|
#if USE_IRQS
|
| 110 |
|
|
#define __HAVE_DMA_IRQ 1
|
| 111 |
|
|
#define __HAVE_VBL_IRQ 1
|
| 112 |
|
|
#define __HAVE_SHARED_IRQ 1
|
| 113 |
|
|
|
| 114 |
|
|
/* When a client dies:
|
| 115 |
|
|
* - Check for and clean up flipped page state
|
| 116 |
|
|
* - Free any alloced agp memory.
|
| 117 |
|
|
*
|
| 118 |
|
|
* DRM infrastructure takes care of reclaiming dma buffers.
|
| 119 |
|
|
*/
|
| 120 |
|
|
#define DRIVER_PRERELEASE() do { \
|
| 121 |
|
|
if ( dev->dev_private ) { \
|
| 122 |
|
|
drm_radeon_private_t *dev_priv = dev->dev_private; \
|
| 123 |
|
|
if ( dev_priv->page_flipping ) { \
|
| 124 |
|
|
radeon_do_cleanup_pageflip( dev ); \
|
| 125 |
|
|
} \
|
| 126 |
|
|
radeon_mem_release( dev_priv->agp_heap ); \
|
| 127 |
|
|
} \
|
| 128 |
|
|
} while (0)
|
| 129 |
|
|
|
| 130 |
|
|
/* On unloading the module:
|
| 131 |
|
|
* - Free memory heap structure
|
| 132 |
|
|
* - Remove mappings made at startup and free dev_private.
|
| 133 |
|
|
*/
|
| 134 |
|
|
#define DRIVER_PRETAKEDOWN() do { \
|
| 135 |
|
|
if ( dev->dev_private ) { \
|
| 136 |
|
|
drm_radeon_private_t *dev_priv = dev->dev_private; \
|
| 137 |
|
|
radeon_mem_takedown( &(dev_priv->agp_heap) ); \
|
| 138 |
|
|
radeon_do_cleanup_cp( dev ); \
|
| 139 |
|
|
} \
|
| 140 |
|
|
} while (0)
|
| 141 |
|
|
|
| 142 |
|
|
#else
|
| 143 |
|
|
#define __HAVE_DMA_IRQ 0
|
| 144 |
|
|
#endif
|
| 145 |
|
|
|
| 146 |
|
|
/* DMA customization:
|
| 147 |
|
|
*/
|
| 148 |
|
|
#define __HAVE_DMA 1
|
| 149 |
|
|
|
| 150 |
|
|
|
| 151 |
|
|
/* Buffer customization:
|
| 152 |
|
|
*/
|
| 153 |
|
|
#define DRIVER_BUF_PRIV_T drm_radeon_buf_priv_t
|
| 154 |
|
|
|
| 155 |
|
|
#define DRIVER_AGP_BUFFERS_MAP( dev ) \
|
| 156 |
|
|
((drm_radeon_private_t *)((dev)->dev_private))->buffers
|
| 157 |
|
|
|
| 158 |
|
|
#endif
|
