OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [linux/] [linux-2.4/] [drivers/] [char/] [rio/] [mca.h] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1275 phoenix
/*
2
** -----------------------------------------------------------------------------
3
**
4
**  Perle Specialix driver for Linux
5
**  Ported from existing RIO Driver for SCO sources.
6
 *
7
 *  (C) 1990 - 2000 Specialix International Ltd., Byfleet, Surrey, UK.
8
 *
9
 *      This program is free software; you can redistribute it and/or modify
10
 *      it under the terms of the GNU General Public License as published by
11
 *      the Free Software Foundation; either version 2 of the License, or
12
 *      (at your option) any later version.
13
 *
14
 *      This program is distributed in the hope that it will be useful,
15
 *      but WITHOUT ANY WARRANTY; without even the implied warranty of
16
 *      MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
17
 *      GNU General Public License for more details.
18
 *
19
 *      You should have received a copy of the GNU General Public License
20
 *      along with this program; if not, write to the Free Software
21
 *      Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
22
**
23
**      Module          : mca.h
24
**      SID             : 1.2
25
**      Last Modified   : 11/6/98 11:34:11
26
**      Retrieved       : 11/6/98 11:34:21
27
**
28
**  ident @(#)mca.h     1.2
29
**
30
** -----------------------------------------------------------------------------
31
*/
32
 
33
#ifndef __rio_mca_h__
34
#define __rio_mca_h__
35
 
36
#ifdef SCCS_LABELS
37
static char *_mca_h_sccs_ = "@(#)mca.h  1.2";
38
#endif
39
 
40
/*
41
** Micro Channel stuff
42
*/
43
 
44
#define McaMaxSlots     8
45
#define McaSlotSelect   0x96
46
#define McaSlotEnable   0x08
47
#define McaIdLow        0x100
48
#define McaIdHigh       0x101
49
#define McaIrqEnable    0x102
50
#define McaMemory       0x103
51
#define McaRIOId        0x6a5c
52
#define McaIrq9         0x00
53
#define McaIrq3         0x02
54
#define McaIrq4         0x04
55
#define McaIrq7         0x06
56
#define McaIrq10        0x08
57
#define McaIrq11        0x0A
58
#define McaIrq12        0x0C
59
#define McaIrq15        0x0E
60
#define McaIrqMask      0x0E
61
#define McaCardEnable   0x01
62
#define McaAddress(X)   (((X)&0xFF)<<16)
63
 
64
#define McaTpFastLinks          0x40
65
#define McaTpSlowLinks          0x00
66
#define McaTpBootFromRam        0x01
67
#define McaTpBootFromLink       0x00
68
#define McaTpBusEnable          0x02
69
#define McaTpBusDisable         0x00
70
 
71
#define RIO_MCA_DEFAULT_MODE    SLOW_LINKS
72
 
73
#endif  /* __rio_mca_h__ */

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.