OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [linux/] [linux-2.4/] [drivers/] [pcmcia/] [topic.h] - Blame information for rev 1774

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1275 phoenix
/*
2
 * topic.h 1.8 1999/08/28 04:01:47
3
 *
4
 * The contents of this file are subject to the Mozilla Public License
5
 * Version 1.1 (the "License"); you may not use this file except in
6
 * compliance with the License. You may obtain a copy of the License
7
 * at http://www.mozilla.org/MPL/
8
 *
9
 * Software distributed under the License is distributed on an "AS IS"
10
 * basis, WITHOUT WARRANTY OF ANY KIND, either express or implied. See
11
 * the License for the specific language governing rights and
12
 * limitations under the License.
13
 *
14
 * The initial developer of the original code is David A. Hinds
15
 * <dahinds@users.sourceforge.net>.  Portions created by David A. Hinds
16
 * are Copyright (C) 1999 David A. Hinds.  All Rights Reserved.
17
 *
18
 * Alternatively, the contents of this file may be used under the
19
 * terms of the GNU General Public License version 2 (the "GPL"), in which
20
 * case the provisions of the GPL are applicable instead of the
21
 * above.  If you wish to allow the use of your version of this file
22
 * only under the terms of the GPL and not to allow others to use
23
 * your version of this file under the MPL, indicate your decision by
24
 * deleting the provisions above and replace them with the notice and
25
 * other provisions required by the GPL.  If you do not delete the
26
 * provisions above, a recipient may use your version of this file
27
 * under either the MPL or the GPL.
28
 * topic.h $Release$ 1999/08/28 04:01:47
29
 */
30
 
31
#ifndef _LINUX_TOPIC_H
32
#define _LINUX_TOPIC_H
33
 
34
#ifndef PCI_VENDOR_ID_TOSHIBA
35
#define PCI_VENDOR_ID_TOSHIBA           0x1179
36
#endif
37
#ifndef PCI_DEVICE_ID_TOSHIBA_TOPIC95_A
38
#define PCI_DEVICE_ID_TOSHIBA_TOPIC95_A 0x0603
39
#endif
40
#ifndef PCI_DEVICE_ID_TOSHIBA_TOPIC95_B
41
#define PCI_DEVICE_ID_TOSHIBA_TOPIC95_B 0x060a
42
#endif
43
#ifndef PCI_DEVICE_ID_TOSHIBA_TOPIC97
44
#define PCI_DEVICE_ID_TOSHIBA_TOPIC97   0x060f
45
#endif
46
 
47
/* Register definitions for Toshiba ToPIC95 controllers */
48
 
49
#define TOPIC_SOCKET_CONTROL            0x0090  /* 32 bit */
50
#define  TOPIC_SCR_IRQSEL               0x00000001
51
 
52
#define TOPIC_SLOT_CONTROL              0x00a0  /* 8 bit */
53
#define  TOPIC_SLOT_SLOTON              0x80
54
#define  TOPIC_SLOT_SLOTEN              0x40
55
#define  TOPIC_SLOT_ID_LOCK             0x20
56
#define  TOPIC_SLOT_ID_WP               0x10
57
#define  TOPIC_SLOT_PORT_MASK           0x0c
58
#define  TOPIC_SLOT_PORT_SHIFT          2
59
#define  TOPIC_SLOT_OFS_MASK            0x03
60
 
61
#define TOPIC_CARD_CONTROL              0x00a1  /* 8 bit */
62
#define  TOPIC_CCR_INTB                 0x20
63
#define  TOPIC_CCR_INTA                 0x10
64
#define  TOPIC_CCR_CLOCK                0x0c
65
#define  TOPIC_CCR_PCICLK               0x0c
66
#define  TOPIC_CCR_PCICLK_2             0x08
67
#define  TOPIC_CCR_CCLK                 0x04
68
 
69
#define TOPIC97_INT_CONTROL             0x00a1  /* 8 bit */
70
#define  TOPIC97_ICR_INTB               0x20
71
#define  TOPIC97_ICR_INTA               0x10
72
#define  TOPIC97_ICR_STSIRQNP           0x04
73
#define  TOPIC97_ICR_IRQNP              0x02
74
#define  TOPIC97_ICR_IRQSEL             0x01
75
 
76
#define TOPIC_CARD_DETECT               0x00a3  /* 8 bit */
77
#define  TOPIC_CDR_MODE_PC32            0x80
78
#define  TOPIC_CDR_VS1                  0x04
79
#define  TOPIC_CDR_VS2                  0x02
80
#define  TOPIC_CDR_SW_DETECT            0x01
81
 
82
#define TOPIC_REGISTER_CONTROL          0x00a4  /* 32 bit */
83
#define  TOPIC_RCR_RESUME_RESET         0x80000000
84
#define  TOPIC_RCR_REMOVE_RESET         0x40000000
85
#define  TOPIC97_RCR_CLKRUN_ENA         0x20000000
86
#define  TOPIC97_RCR_TESTMODE           0x10000000
87
#define  TOPIC97_RCR_IOPLUP             0x08000000
88
#define  TOPIC_RCR_BUFOFF_PWROFF        0x02000000
89
#define  TOPIC_RCR_BUFOFF_SIGOFF        0x01000000
90
#define  TOPIC97_RCR_CB_DEV_MASK        0x0000f800
91
#define  TOPIC97_RCR_CB_DEV_SHIFT       11
92
#define  TOPIC97_RCR_RI_DISABLE         0x00000004
93
#define  TOPIC97_RCR_CAUDIO_OFF         0x00000002
94
#define  TOPIC_RCR_CAUDIO_INVERT        0x00000001
95
 
96
#endif /* _LINUX_TOPIC_H */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.