OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [linux/] [linux-2.4/] [include/] [asm-alpha/] [cache.h] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1275 phoenix
/*
2
 * include/asm-alpha/cache.h
3
 */
4
#ifndef __ARCH_ALPHA_CACHE_H
5
#define __ARCH_ALPHA_CACHE_H
6
 
7
#include <linux/config.h>
8
 
9
/* Bytes per L1 (data) cache line. */
10
#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_EV6)
11
# define L1_CACHE_BYTES     64
12
# define L1_CACHE_SHIFT     6
13
#else
14
/* Both EV4 and EV5 are write-through, read-allocate,
15
   direct-mapped, physical.
16
*/
17
# define L1_CACHE_BYTES     32
18
# define L1_CACHE_SHIFT     5
19
#endif
20
 
21
#define L1_CACHE_ALIGN(x)  (((x)+(L1_CACHE_BYTES-1))&~(L1_CACHE_BYTES-1))
22
#define SMP_CACHE_BYTES    L1_CACHE_BYTES
23
 
24
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.