OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [linux/] [linux-2.4/] [include/] [asm-arm/] [arch-anakin/] [io.h] - Blame information for rev 1774

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1276 phoenix
/*
2
 *  linux/include/asm-arm/arch-anakin/io.h
3
 *
4
 *  Copyright (C) 2001 Aleph One Ltd. for Acunia N.V.
5
 *
6
 * This program is free software; you can redistribute it and/or modify
7
 * it under the terms of the GNU General Public License version 2 as
8
 * published by the Free Software Foundation.
9
 *
10
 *  Changelog:
11
 *   10-Apr-2001 TTC    Created
12
 */
13
 
14
#ifndef __ASM_ARM_ARCH_IO_H
15
#define __ASM_ARM_ARCH_IO_H
16
 
17
 
18
#define IO_SPACE_LIMIT          0xffffffff
19
 
20
#define __io(a)                 a
21
#define __arch_getw(a)          (*(volatile unsigned short *) (a))
22
#define __arch_putw(b, a)       (*(volatile unsigned short *) (a) = (b))
23
 
24
#define iomem_valid_addr(i, s)  1
25
#define iomem_to_phys(i)        i
26
 
27
/*
28
 * We don't support ins[lb]/outs[lb].  Make them fault.
29
 */
30
#define __raw_readsb(p,d,l)     do { *(int *)0 = 0; } while (0)
31
#define __raw_readsl(p,d,l)     do { *(int *)0 = 0; } while (0)
32
#define __raw_writesb(p,d,l)    do { *(int *)0 = 0; } while (0)
33
#define __raw_writesl(p,d,l)    do { *(int *)0 = 0; } while (0)
34
 
35
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.