OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [linux/] [linux-2.4/] [include/] [asm-arm/] [arch-at91rm9200/] [AT91RM9200_UHP.h] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1276 phoenix
// ----------------------------------------------------------------------------
2
//          ATMEL Microcontroller Software Support  -  ROUSSET  -
3
// ----------------------------------------------------------------------------
4
//  The software is delivered "AS IS" without warranty or condition of any
5
//  kind, either express, implied or statutory. This includes without
6
//  limitation any warranty or condition with respect to merchantability or
7
//  fitness for any particular purpose, or against the infringements of
8
//  intellectual property rights of others.
9
// ----------------------------------------------------------------------------
10
// File Name           : AT91RM9200.h
11
// Object              : AT91RM9200 / USB Host definitions
12
// Generated           : AT91 SW Application Group  12/03/2002 (10:48:02)
13
//
14
// ----------------------------------------------------------------------------
15
 
16
#ifndef AT91RM9200_UHP_H
17
#define AT91RM9200_UHP_H
18
 
19
// *****************************************************************************
20
//              SOFTWARE API DEFINITION  FOR USB Host Interface
21
// *****************************************************************************
22
#ifndef __ASSEMBLY__
23
 
24
typedef struct _AT91S_UHP {
25
        AT91_REG         UHP_HcRevision;        // Revision
26
        AT91_REG         UHP_HcControl;         // Operating modes for the Host Controller
27
        AT91_REG         UHP_HcCommandStatus;   // Command & status Register
28
        AT91_REG         UHP_HcInterruptStatus;         // Interrupt Status Register
29
        AT91_REG         UHP_HcInterruptEnable;         // Interrupt Enable Register
30
        AT91_REG         UHP_HcInterruptDisable;        // Interrupt Disable Register
31
        AT91_REG         UHP_HcHCCA;    // Pointer to the Host Controller Communication Area
32
        AT91_REG         UHP_HcPeriodCurrentED;         // Current Isochronous or Interrupt Endpoint Descriptor
33
        AT91_REG         UHP_HcControlHeadED;   // First Endpoint Descriptor of the Control list
34
        AT91_REG         UHP_HcControlCurrentED;        // Endpoint Control and Status Register
35
        AT91_REG         UHP_HcBulkHeadED;      // First endpoint register of the Bulk list
36
        AT91_REG         UHP_HcBulkCurrentED;   // Current endpoint of the Bulk list
37
        AT91_REG         UHP_HcBulkDoneHead;    // Last completed transfer descriptor
38
        AT91_REG         UHP_HcFmInterval;      // Bit time between 2 consecutive SOFs
39
        AT91_REG         UHP_HcFmRemaining;     // Bit time remaining in the current Frame
40
        AT91_REG         UHP_HcFmNumber;        // Frame number
41
        AT91_REG         UHP_HcPeriodicStart;   // Periodic Start
42
        AT91_REG         UHP_HcLSThreshold;     // LS Threshold
43
        AT91_REG         UHP_HcRhDescriptorA;   // Root Hub characteristics A
44
        AT91_REG         UHP_HcRhDescriptorB;   // Root Hub characteristics B
45
        AT91_REG         UHP_HcRhStatus;        // Root Hub Status register
46
        AT91_REG         UHP_HcRhPortStatus[2];         // Root Hub Port Status Register
47
} AT91S_UHP, *AT91PS_UHP;
48
 
49
#endif
50
 
51
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.