OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [linux/] [linux-2.4/] [include/] [asm-arm/] [arch-cl7500/] [hardware.h] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1276 phoenix
/*
2
 * linux/include/asm-arm/arch-cl7500/hardware.h
3
 *
4
 * Copyright (C) 1996-1999 Russell King.
5
 * Copyright (C) 1999 Nexus Electronics Ltd.
6
 *
7
 * This file contains the hardware definitions of the
8
 * CL7500 evaluation board.
9
 */
10
#ifndef __ASM_ARCH_HARDWARE_H
11
#define __ASM_ARCH_HARDWARE_H
12
 
13
#include <asm/arch/memory.h>
14
#include <asm/hardware/iomd.h>
15
 
16
/*
17
 * What hardware must be present
18
 */
19
#define HAS_IOMD
20
#define HAS_VIDC20
21
 
22
/* Hardware addresses of major areas.
23
 *  *_START is the physical address
24
 *  *_SIZE  is the size of the region
25
 *  *_BASE  is the virtual address
26
 */
27
 
28
#define IO_START                0x03000000      /* I/O */
29
#define IO_SIZE                 0x01000000
30
#define IO_BASE                 0xe0000000
31
 
32
#define ISA_START               0x0c000000      /* ISA */
33
#define ISA_SIZE                0x00010000
34
#define ISA_BASE                0xe1000000
35
 
36
#define FLASH_START             0x01000000      /* XXX */
37
#define FLASH_SIZE              0x01000000
38
#define FLASH_BASE              0xe2000000
39
 
40
#define LED_START               0x0302B000
41
#define LED_SIZE                0x00001000
42
#define LED_BASE                0xe3000000
43
#define LED_ADDRESS             (LED_BASE + 0xa00)
44
 
45
/* Let's define SCREEN_START for CL7500, even though it's a lie. */
46
#define SCREEN_START            0x02000000      /* VRAM */
47
#define SCREEN_END              0xdfc00000
48
#define SCREEN_BASE             0xdf800000
49
 
50
#define FLUSH_BASE              0xdf000000
51
 
52
#define VIDC_BASE               0xe0400000
53
#define IOMD_BASE               0xe0200000
54
#define IOC_BASE                0xe0200000
55
#define FLOPPYDMA_BASE          0xe002a000
56
#define PCIO_BASE               0xe0010000
57
 
58
#define FLUSH_BASE_PHYS         0x00000000      /* ROM */
59
 
60
#define vidc_writel(val)        __raw_writel(val, VIDC_BASE)
61
 
62
/* in/out bias for the ISA slot region */
63
#define ISASLOT_IO              0x80400000
64
 
65
#endif
66
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.