OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [linux/] [linux-2.4/] [include/] [asm-arm/] [arch-cl7500/] [irqs.h] - Blame information for rev 1276

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1276 phoenix
/*
2
 * linux/include/asm-arm/arch-cl7500/irqs.h
3
 *
4
 * Copyright (C) 1999 Nexus Electronics Ltd
5
 */
6
 
7
#define IRQ_INT2                0
8
#define IRQ_INT1                2
9
#define IRQ_VSYNCPULSE          3
10
#define IRQ_POWERON             4
11
#define IRQ_TIMER0              5
12
#define IRQ_TIMER1              6
13
#define IRQ_FORCE               7
14
#define IRQ_INT8                8
15
#define IRQ_ISA                 9
16
#define IRQ_INT6                10
17
#define IRQ_INT5                11
18
#define IRQ_INT4                12
19
#define IRQ_INT3                13
20
#define IRQ_KEYBOARDTX          14
21
#define IRQ_KEYBOARDRX          15
22
 
23
#define IRQ_DMA0                16
24
#define IRQ_DMA1                17
25
#define IRQ_DMA2                18
26
#define IRQ_DMA3                19
27
#define IRQ_DMAS0               20
28
#define IRQ_DMAS1               21
29
 
30
#define IRQ_IOP0                24
31
#define IRQ_IOP1                25
32
#define IRQ_IOP2                26
33
#define IRQ_IOP3                27
34
#define IRQ_IOP4                28
35
#define IRQ_IOP5                29
36
#define IRQ_IOP6                30
37
#define IRQ_IOP7                31
38
 
39
#define IRQ_MOUSERX             40
40
#define IRQ_MOUSETX             41
41
#define IRQ_ADC                 42
42
#define IRQ_EVENT1              43
43
#define IRQ_EVENT2              44
44
 
45
#define IRQ_ISA_BASE            48
46
#define IRQ_ISA_3               48
47
#define IRQ_ISA_4               49
48
#define IRQ_ISA_5               50
49
#define IRQ_ISA_7               51
50
#define IRQ_ISA_9               52
51
#define IRQ_ISA_10              53
52
#define IRQ_ISA_11              54
53
#define IRQ_ISA_14              55      
54
 
55
#define FIQ_INT9                0
56
#define FIQ_INT5                1
57
#define FIQ_INT6                4
58
#define FIQ_INT8                6
59
#define FIQ_FORCE               7
60
 
61
/*
62
 * This is the offset of the FIQ "IRQ" numbers
63
 */
64
#define FIQ_START               64
65
 
66
#define IRQ_TIMER               IRQ_TIMER0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.