OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [linux/] [linux-2.4/] [include/] [asm-arm/] [arch-clps711x/] [irqs.h] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1276 phoenix
/*
2
 *  linux/include/asm-arm/arch-clps711x/irqs.h
3
 *
4
 *  Copyright (C) 2000 Deep Blue Solutions Ltd.
5
 *
6
 * This program is free software; you can redistribute it and/or modify
7
 * it under the terms of the GNU General Public License as published by
8
 * the Free Software Foundation; either version 2 of the License, or
9
 * (at your option) any later version.
10
 *
11
 * This program is distributed in the hope that it will be useful,
12
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
14
 * GNU General Public License for more details.
15
 *
16
 * You should have received a copy of the GNU General Public License
17
 * along with this program; if not, write to the Free Software
18
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
19
 */
20
 
21
/*
22
 * Interrupts from INTSR1
23
 */
24
#define IRQ_CSINT                       4
25
#define IRQ_EINT1                       5
26
#define IRQ_EINT2                       6
27
#define IRQ_EINT3                       7
28
#define IRQ_TC1OI                       8
29
#define IRQ_TC2OI                       9
30
#define IRQ_RTCMI                       10
31
#define IRQ_TINT                        11
32
#define IRQ_UTXINT1                     12
33
#define IRQ_URXINT1                     13
34
#define IRQ_UMSINT                      14
35
#define IRQ_SSEOTI                      15
36
 
37
#define INT1_IRQS                       (0x0000fff0)
38
#define INT1_ACK_IRQS                   (0x00004f10)
39
 
40
/*
41
 * Interrupts from INTSR2
42
 */
43
#define IRQ_KBDINT                      (16+0)  /* bit 0 */
44
#define IRQ_SS2RX                       (16+1)  /* bit 1 */
45
#define IRQ_SS2TX                       (16+2)  /* bit 2 */
46
#define IRQ_UTXINT2                     (16+12) /* bit 12 */
47
#define IRQ_URXINT2                     (16+13) /* bit 13 */
48
 
49
#define INT2_IRQS                       (0x30070000)
50
#define INT2_ACK_IRQS                   (0x00010000)
51
 
52
#define NR_IRQS                         30
53
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.