OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [linux/] [linux-2.4/] [include/] [asm-arm/] [arch-ebsa110/] [system.h] - Blame information for rev 1276

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1276 phoenix
/*
2
 *  linux/include/asm-arm/arch-ebsa110/system.h
3
 *
4
 *  Copyright (C) 1996-2000 Russell King.
5
 *
6
 * This program is free software; you can redistribute it and/or modify
7
 * it under the terms of the GNU General Public License version 2 as
8
 * published by the Free Software Foundation.
9
 */
10
#ifndef __ASM_ARCH_SYSTEM_H
11
#define __ASM_ARCH_SYSTEM_H
12
 
13
/*
14
 * EBSA110 idling methodology:
15
 *
16
 * We can not execute the "wait for interrupt" instruction since that
17
 * will stop our MCLK signal (which provides the clock for the glue
18
 * logic, and therefore the timer interrupt).
19
 *
20
 * Instead, we spin, polling the IRQ_STAT register for the occurrence
21
 * of any interrupt with core clock down to the memory clock.
22
 */
23
static inline void arch_idle(void)
24
{
25
        const char *irq_stat = (char *)0xff000000;
26
 
27
        /* disable clock switching */
28
        asm volatile ("mcr%? p15, 0, %0, c15, c2, 2" : : "r" (0));
29
 
30
        /* wait for an interrupt to occur */
31
        while (!*irq_stat)
32
                cpu_relax();
33
 
34
        /* enable clock switching */
35
        asm volatile ("mcr%? p15, 0, %0, c15, c1, 2" : : "r" (0));
36
}
37
 
38
#define arch_reset(mode)        cpu_reset(0x80000000)
39
 
40
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.