OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [linux/] [linux-2.4/] [include/] [asm-arm/] [arch-epxa/] [uncompress.h] - Blame information for rev 1774

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1276 phoenix
/*
2
 *  linux/include/asm-arm/arch-epxa10db/uncompress.h
3
 *
4
 *  Copyright (C) 1999 ARM Limited
5
 *  Copyright (C) 2001 Altera Corporation
6
 *
7
 * This program is free software; you can redistribute it and/or modify
8
 * it under the terms of the GNU General Public License as published by
9
 * the Free Software Foundation; either version 2 of the License, or
10
 * (at your option) any later version.
11
 *
12
 * This program is distributed in the hope that it will be useful,
13
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
15
 * GNU General Public License for more details.
16
 *
17
 * You should have received a copy of the GNU General Public License
18
 * along with this program; if not, write to the Free Software
19
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
20
 */
21
#include "asm/arch/platform.h"
22
#include "asm/arch/hardware.h"
23
#define UART00_TYPE (volatile unsigned int*)
24
#include "asm/arch/uart00.h"
25
 
26
/*
27
 * This does not append a newline
28
 */
29
static void puts(const char *s)
30
{
31
        while (*s) {
32
                while ((*UART_TSR(EXC_UART00_BASE) &
33
                       UART_TSR_TX_LEVEL_MSK)==15);
34
                        barrier();
35
 
36
                *UART_TD(EXC_UART00_BASE) = *s;
37
 
38
                if (*s == '\n') {
39
                        while ((*UART_TSR(EXC_UART00_BASE) &
40
                               UART_TSR_TX_LEVEL_MSK)==15);
41
                                barrier();
42
 
43
                        *UART_TD(EXC_UART00_BASE) = '\r';
44
                }
45
                s++;
46
        }
47
}
48
 
49
/*
50
 * nothing to do
51
 */
52
#define arch_decomp_setup()
53
 
54
#define arch_decomp_wdog()

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.