OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [linux/] [linux-2.4/] [include/] [asm-arm/] [arch-nexuspci/] [hardware.h] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1276 phoenix
/*
2
 * linux/include/asm-arm/arch-nexuspci/hardware.h
3
 *
4
 * Copyright (C) 1998, 1999, 2000 FutureTV Labs Ltd.
5
 *
6
 * This file contains the hardware definitions of the FTV PCI card.
7
 */
8
 
9
/*
10
 * This program is free software; you can redistribute it and/or
11
 * modify it under the terms of the GNU General Public License
12
 * as published by the Free Software Foundation; either version
13
 * 2 of the License, or (at your option) any later version.
14
 */
15
 
16
#ifndef __ASM_ARCH_HARDWARE_H
17
#define __ASM_ARCH_HARDWARE_H
18
 
19
/*    Logical    Physical
20
 * 0xffe00000   0x20000000      INTCONT
21
 * 0xffd00000   0x30000000      Status
22
 * 0xffc00000   0x60000000      PLX registers
23
 * 0xfe000000   0xC0000000      PCI I/O
24
 * 0xfd000000   0x70000000      cache flush
25
 * 0xfc000000   0x80000000      PCI/ISA memory
26
 * 0xe0000000   0x10000000      SCC2691 DUART
27
 */
28
 
29
/*
30
 * Mapping areas
31
 */
32
#define INTCONT_BASE            0xffe00000
33
#define STATUS_BASE             0xffd00000
34
#define PLX_BASE                0xffc00000
35
#define PCIO_BASE               0xfe000000
36
#define FLUSH_BASE              0xfd000000
37
#define DUART_BASE              0xe0000000
38
#define PCIMEM_BASE             0xfc000000
39
 
40
#define PLX_IO_START            0xC0000000
41
#define PLX_MEM_START           0x80000000
42
#define PLX_START               0x60000000
43
#define STATUS_START            0x30000000
44
#define INTCONT_START           0x20000000
45
#define DUART_START             0x10000000
46
 
47
/*
48
 * RAM definitions
49
 */
50
#define RAM_BASE                0x40000000
51
#define FLUSH_BASE_PHYS         0x70000000
52
 
53
/*
54
 * Miscellaneous INTCONT bits
55
 */
56
#define INTCONT_FIQ_PLX         0x00
57
#define INTCONT_FIQ_D           0x02
58
#define INTCONT_FIQ_C           0x04
59
#define INTCONT_FIQ_B           0x06
60
#define INTCONT_FIQ_A           0x08
61
#define INTCONT_FIQ_SYSERR      0x0a
62
#define INTCONT_IRQ_DUART       0x0c
63
#define INTCONT_IRQ_PLX         0x0e
64
#define INTCONT_IRQ_D           0x10
65
#define INTCONT_IRQ_C           0x12
66
#define INTCONT_IRQ_B           0x14
67
#define INTCONT_IRQ_A           0x16
68
#define INTCONT_IRQ_SYSERR      0x1e
69
 
70
#define INTCONT_WATCHDOG        0x18
71
#define INTCONT_LED             0x1a
72
#define INTCONT_PCI_RESET       0x1c
73
 
74
#define UNCACHEABLE_ADDR        STATUS_BASE
75
 
76
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.