| 1 |
1276 |
phoenix |
/*
|
| 2 |
|
|
* linux/include/asm-arm/hardware/ep7312.h
|
| 3 |
|
|
*
|
| 4 |
|
|
* This file contains the hardware definitions of the EP7312 internal
|
| 5 |
|
|
* registers.
|
| 6 |
|
|
*
|
| 7 |
|
|
* Copyright (C) 2003 Roland A.I. Rosier <roland.rosier@lycos.co.uk>.
|
| 8 |
|
|
*
|
| 9 |
|
|
* This program is free software; you can redistribute it and/or modify
|
| 10 |
|
|
* it under the terms of the GNU General Public License as published by
|
| 11 |
|
|
* the Free Software Foundation; either version 2 of the License, or
|
| 12 |
|
|
* (at your option) any later version.
|
| 13 |
|
|
*
|
| 14 |
|
|
* This program is distributed in the hope that it will be useful,
|
| 15 |
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
| 16 |
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
| 17 |
|
|
* GNU General Public License for more details.
|
| 18 |
|
|
*
|
| 19 |
|
|
* You should have received a copy of the GNU General Public License
|
| 20 |
|
|
* along with this program; if not, write to the Free Software
|
| 21 |
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
| 22 |
|
|
*/
|
| 23 |
|
|
#ifndef __ASM_HARDWARE_EP7312_H
|
| 24 |
|
|
#define __ASM_HARDWARE_EP7312_H
|
| 25 |
|
|
|
| 26 |
|
|
#include <linux/config.h>
|
| 27 |
|
|
|
| 28 |
|
|
/*
|
| 29 |
|
|
* Include CLPS7111 and EP7212 register definitions
|
| 30 |
|
|
*/
|
| 31 |
|
|
|
| 32 |
|
|
#include <asm/hardware/clps7111.h>
|
| 33 |
|
|
#include <asm/hardware/ep7212.h>
|
| 34 |
|
|
|
| 35 |
|
|
/*
|
| 36 |
|
|
* define EP7312_BASE to be the base address of the region
|
| 37 |
|
|
* you want to access.
|
| 38 |
|
|
*/
|
| 39 |
|
|
|
| 40 |
|
|
#define EP7312_PHYS_BASE (0x80000000)
|
| 41 |
|
|
|
| 42 |
|
|
#define SDCONF 0x2300 /* SDRAM Configuration register */
|
| 43 |
|
|
#define SDRFPR 0x2340 /* SDRAM Refresh period register */
|
| 44 |
|
|
#define UNIQID 0x2440 /* 32 bit unique ID for the EP73xx device */
|
| 45 |
|
|
#define DAI64FS 0x2600 /* DAI 64Fs Control Register */
|
| 46 |
|
|
#define PLLW 0x2610 /* Write Register for PLL Multiplier */
|
| 47 |
|
|
#define PLLR 0xA5A8 /* Read Register for PLL Multiplier */
|
| 48 |
|
|
#define RANDID0 0x2700 /* Bits 31-0 of 128-bit random ID */
|
| 49 |
|
|
#define RANDID1 0x2704 /* Bits 63-32 of 128-bit random ID */
|
| 50 |
|
|
#define RANDID2 0x2708 /* Bits 95-64 of 128-bit random ID */
|
| 51 |
|
|
#define RANDID3 0x270C /* Bits 127-96 of 128-bit random ID */
|
| 52 |
|
|
|
| 53 |
|
|
#define SDCONF_ACTIVE (1 << 10)
|
| 54 |
|
|
#define SDCONF_CLKCTL (1 << 9)
|
| 55 |
|
|
#define SDCONF_WIDTH_4 (0 << 7)
|
| 56 |
|
|
#define SDCONF_WIDTH_8 (1 << 7)
|
| 57 |
|
|
#define SDCONF_WIDTH_16 (2 << 7)
|
| 58 |
|
|
#define SDCONF_WIDTH_32 (3 << 7)
|
| 59 |
|
|
#define SDCONF_SIZE_16 (0 << 5)
|
| 60 |
|
|
#define SDCONF_SIZE_64 (1 << 5)
|
| 61 |
|
|
#define SDCONF_SIZE_128 (2 << 5)
|
| 62 |
|
|
#define SDCONF_SIZE_256 (3 << 5)
|
| 63 |
|
|
#define SDCONF_CASLAT_2 (2)
|
| 64 |
|
|
#define SDCONF_CASLAT_3 (3)
|
| 65 |
|
|
|
| 66 |
|
|
#endif /* __ASM_HARDWARE_EP7312_H */
|
