OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [linux/] [linux-2.4/] [include/] [asm-ia64/] [machvec_sn2.h] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1275 phoenix
/*
2
 * Copyright (c) 2002-2003 Silicon Graphics, Inc.  All Rights Reserved.
3
 *
4
 * This program is free software; you can redistribute it and/or modify it
5
 * under the terms of version 2 of the GNU General Public License
6
 * as published by the Free Software Foundation.
7
 *
8
 * This program is distributed in the hope that it would be useful, but
9
 * WITHOUT ANY WARRANTY; without even the implied warranty of
10
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
11
 *
12
 * Further, this software is distributed without any warranty that it is
13
 * free of the rightful claim of any third person regarding infringement
14
 * or the like.  Any license provided herein, whether implied or
15
 * otherwise, applies only to this software file.  Patent licenses, if
16
 * any, provided herein do not apply to combinations of this program with
17
 * other software, or any other product whatsoever.
18
 *
19
 * You should have received a copy of the GNU General Public
20
 * License along with this program; if not, write the Free Software
21
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston MA 02111-1307, USA.
22
 *
23
 * Contact information:  Silicon Graphics, Inc., 1600 Amphitheatre Pkwy,
24
 * Mountain View, CA  94043, or:
25
 *
26
 * http://www.sgi.com
27
 *
28
 * For further information regarding this notice, see:
29
 *
30
 * http://oss.sgi.com/projects/GenInfo/NoticeExplan
31
 */
32
 
33
#ifndef _ASM_IA64_MACHVEC_SN2_H
34
#define _ASM_IA64_MACHVEC_SN2_H
35
 
36
#include <asm/sn/sn2/io.h>
37
 
38
extern ia64_mv_setup_t                  sn_setup;
39
extern ia64_mv_cpu_init_t               sn_cpu_init;
40
extern ia64_mv_irq_init_t               sn_irq_init;
41
extern ia64_mv_send_ipi_t               sn2_send_IPI;
42
extern ia64_mv_global_tlb_purge_t       sn2_global_tlb_purge;
43
extern ia64_mv_irq_desc                 sn_irq_desc;
44
extern ia64_mv_irq_to_vector            sn_irq_to_vector;
45
extern ia64_mv_local_vector_to_irq      sn_local_vector_to_irq;
46
extern ia64_mv_pci_fixup_t              sn_pci_fixup;
47
extern ia64_mv_pci_alloc_consistent     sn_pci_alloc_consistent;
48
extern ia64_mv_pci_free_consistent      sn_pci_free_consistent;
49
extern ia64_mv_pci_map_single           sn_pci_map_single;
50
extern ia64_mv_pci_unmap_single         sn_pci_unmap_single;
51
extern ia64_mv_pci_map_sg               sn_pci_map_sg;
52
extern ia64_mv_pci_unmap_sg             sn_pci_unmap_sg;
53
extern ia64_mv_pci_dma_sync_single      sn_pci_dma_sync_single;
54
extern ia64_mv_pci_dma_sync_sg          sn_pci_dma_sync_sg;
55
extern ia64_mv_pci_dma_supported        sn_pci_dma_supported;
56
 
57
/*
58
 * This stuff has dual use!
59
 *
60
 * For a generic kernel, the macros are used to initialize the
61
 * platform's machvec structure.  When compiling a non-generic kernel,
62
 * the macros are used directly.
63
 */
64
#define platform_name                   "sn2"
65
#define platform_setup                  sn_setup
66
#define platform_cpu_init               sn_cpu_init
67
#define platform_irq_init               sn_irq_init
68
#define platform_send_ipi               sn2_send_IPI
69
#define platform_global_tlb_purge       sn2_global_tlb_purge
70
#define platform_pci_fixup              sn_pci_fixup
71
#define platform_inb                    __sn_inb
72
#define platform_inw                    __sn_inw
73
#define platform_inl                    __sn_inl
74
#define platform_outb                   __sn_outb
75
#define platform_outw                   __sn_outw
76
#define platform_outl                   __sn_outl
77
#define platform_readb                  __sn_readb
78
#define platform_readw                  __sn_readw
79
#define platform_readl                  __sn_readl
80
#define platform_readq                  __sn_readq
81
#define platform_irq_desc               sn_irq_desc
82
#define platform_irq_to_vector          sn_irq_to_vector
83
#define platform_local_vector_to_irq    sn_local_vector_to_irq
84
#define platform_pci_dma_init           machvec_noop
85
#define platform_pci_alloc_consistent   sn_pci_alloc_consistent
86
#define platform_pci_free_consistent    sn_pci_free_consistent
87
#define platform_pci_map_single         sn_pci_map_single
88
#define platform_pci_unmap_single       sn_pci_unmap_single
89
#define platform_pci_map_sg             sn_pci_map_sg
90
#define platform_pci_unmap_sg           sn_pci_unmap_sg
91
#define platform_pci_dma_sync_single    sn_pci_dma_sync_single
92
#define platform_pci_dma_sync_sg        sn_pci_dma_sync_sg
93
#define platform_pci_dma_supported      sn_pci_dma_supported
94
 
95
#endif /* _ASM_IA64_MACHVEC_SN2_H */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.