OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [linux/] [linux-2.4/] [include/] [asm-mips/] [sibyte/] [carmel.h] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1276 phoenix
/*
2
 * Copyright (C) 2002 Broadcom Corporation
3
 *
4
 * This program is free software; you can redistribute it and/or
5
 * modify it under the terms of the GNU General Public License
6
 * as published by the Free Software Foundation; either version 2
7
 * of the License, or (at your option) any later version.
8
 *
9
 * This program is distributed in the hope that it will be useful,
10
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
12
 * GNU General Public License for more details.
13
 *
14
 * You should have received a copy of the GNU General Public License
15
 * along with this program; if not, write to the Free Software
16
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.
17
 */
18
#ifndef __ASM_SIBYTE_CARMEL_H
19
#define __ASM_SIBYTE_CARMEL_H
20
 
21
#include <asm/sibyte/sb1250.h>
22
#include <asm/sibyte/sb1250_int.h>
23
 
24
#define SIBYTE_BOARD_NAME "Carmel"
25
 
26
#define GPIO_PHY_INTERRUPT      2 
27
#define GPIO_NONMASKABLE_INT    3 
28
#define GPIO_CF_INSERTED        6 
29
#define GPIO_MONTEREY_RESET     7 
30
#define GPIO_QUADUART_INT       8 
31
#define GPIO_CF_INT             9 
32
#define GPIO_FPGA_CCLK          10
33
#define GPIO_FPGA_DOUT          11
34
#define GPIO_FPGA_DIN           12
35
#define GPIO_FPGA_PGM           13
36
#define GPIO_FPGA_DONE          14
37
#define GPIO_FPGA_INIT          15
38
 
39
#define LEDS_CS                 2
40
#define LEDS_PHYS               0x100C0000
41
#define MLEDS_CS                3
42
#define MLEDS_PHYS              0x100A0000
43
#define UART_CS                 4
44
#define UART_PHYS               0x100D0000
45
#define ARAVALI_CS              5
46
#define ARAVALI_PHYS            0x11000000
47
#define IDE_CS                  6
48
#define IDE_PHYS                0x100B0000
49
#define ARAVALI2_CS             7
50
#define ARAVALI2_PHYS           0x100E0000
51
 
52
#if defined(CONFIG_SIBYTE_CARMEL)
53
#define K_GPIO_GB_IDE   9
54
#define K_INT_GB_IDE    (K_INT_GPIO_0 + K_GPIO_GB_IDE)
55
#endif
56
 
57
 
58
#endif /* __ASM_SIBYTE_CARMEL_H */

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.