OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [linux/] [linux-2.4/] [include/] [asm-mips/] [vr41xx/] [e55.h] - Blame information for rev 1276

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1276 phoenix
/*
2
 * FILE NAME
3
 *      include/asm-mips/vr41xx/e55.h
4
 *
5
 * BRIEF MODULE DESCRIPTION
6
 *      Include file for CASIO CASSIOPEIA E-10/15/55/65.
7
 *
8
 * Copyright 2002 Yoichi Yuasa
9
 *                yuasa@hh.iij4u.or.jp
10
 *
11
 *  This program is free software; you can redistribute it and/or modify it
12
 *  under the terms of the GNU General Public License as published by the
13
 *  Free Software Foundation; either version 2 of the License, or (at your
14
 *  option) any later version.
15
 */
16
#ifndef __CASIO_E55_H
17
#define __CASIO_E55_H
18
 
19
#include <asm/addrspace.h>
20
#include <asm/vr41xx/vr41xx.h>
21
 
22
/*
23
 * Board specific address mapping
24
 */
25
#define VR41XX_ISA_MEM_BASE             0x10000000
26
#define VR41XX_ISA_MEM_SIZE             0x04000000
27
 
28
#define VR41XX_ISA_IO_BASE              0x14000000
29
#define VR41XX_ISA_IO_SIZE              0x04000000
30
 
31
#define IO_PORT_BASE                    KSEG1ADDR(VR41XX_ISA_IO_BASE)
32
#define IO_PORT_RESOURCE_START          0
33
#define IO_PORT_RESOURCE_END            VR41XX_ISA_IO_SIZE
34
#define IO_MEM_RESOURCE_START           VR41XX_ISA_MEM_BASE
35
#define IO_MEM_RESOURCE_END             (VR41XX_ISA_MEM_BASE + VR41XX_ISA_MEM_SIZE)
36
 
37
#endif /* __CASIO_E55_H */

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.