OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [linux/] [linux-2.4/] [include/] [asm-parisc/] [perf.h] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1275 phoenix
#ifndef _ASM_PERF_H_
2
#define _ASM_PERF_H_
3
 
4
/* ioctls */
5
#define PA_PERF_ON      _IO('p', 1)
6
#define PA_PERF_OFF     _IOR('p', 2, unsigned int)
7
#define PA_PERF_VERSION _IOR('p', 3, int)
8
 
9
#define PA_PERF_DEV     "perf"
10
#define PA_PERF_MINOR   146
11
 
12
/* Interface types */
13
#define UNKNOWN_INTF    255
14
#define ONYX_INTF         0
15
#define CUDA_INTF         1
16
 
17
/* Common Onyx and Cuda images */
18
#define CPI                 0
19
#define BUSUTIL             1
20
#define TLBMISS             2
21
#define TLBHANDMISS         3
22
#define PTKN                4
23
#define PNTKN               5
24
#define IMISS               6
25
#define DMISS               7
26
#define DMISS_ACCESS        8 
27
#define BIG_CPI             9
28
#define BIG_LS             10  
29
#define BR_ABORT           11
30
#define ISNT               12 
31
#define QUADRANT           13
32
#define RW_PDFET           14
33
#define RW_WDFET           15
34
#define SHLIB_CPI          16
35
 
36
/* Cuda only Images */
37
#define FLOPS              17
38
#define CACHEMISS          18 
39
#define BRANCHES           19             
40
#define CRSTACK            20 
41
#define I_CACHE_SPEC       21 
42
#define MAX_CUDA_IMAGES    22 
43
 
44
/* Onyx only Images */
45
#define ADDR_INV_ABORT_ALU 17
46
#define BRAD_STALL         18 
47
#define CNTL_IN_PIPEL      19 
48
#define DSNT_XFH           20 
49
#define FET_SIG1           21 
50
#define FET_SIG2           22 
51
#define G7_1               23 
52
#define G7_2               24 
53
#define G7_3               25
54
#define G7_4               26
55
#define MPB_LABORT         27
56
#define PANIC              28
57
#define RARE_INST          29 
58
#define RW_DFET            30 
59
#define RW_IFET            31 
60
#define RW_SDFET           32 
61
#define SPEC_IFET          33 
62
#define ST_COND0           34 
63
#define ST_COND1           35 
64
#define ST_COND2           36
65
#define ST_COND3           37
66
#define ST_COND4           38
67
#define ST_UNPRED0         39 
68
#define ST_UNPRED1         40 
69
#define UNPRED             41 
70
#define GO_STORE           42
71
#define SHLIB_CALL         43
72
#define MAX_ONYX_IMAGES    44
73
 
74
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.