OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [linux/] [linux-2.4/] [include/] [asm-ppc64/] [ptrace.h] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1275 phoenix
#ifndef _PPC64_PTRACE_H
2
#define _PPC64_PTRACE_H
3
 
4
/*
5
 * Copyright (C) 2001 PPC64 Team, IBM Corp
6
 *
7
 * This struct defines the way the registers are stored on the
8
 * kernel stack during a system call or other kernel entry.
9
 *
10
 * this should only contain volatile regs
11
 * since we can keep non-volatile in the thread_struct
12
 * should set this up when only volatiles are saved
13
 * by intr code.
14
 *
15
 * Since this is going on the stack, *CARE MUST BE TAKEN* to insure
16
 * that the overall structure is a multiple of 16 bytes in length.
17
 *
18
 * Note that the offsets of the fields in this struct correspond with
19
 * the PT_* values below.  This simplifies arch/ppc64/kernel/ptrace.c.
20
 *
21
 * This program is free software; you can redistribute it and/or
22
 * modify it under the terms of the GNU General Public License
23
 * as published by the Free Software Foundation; either version
24
 * 2 of the License, or (at your option) any later version.
25
 */
26
 
27
#define INIT_TASK_SIZE                  4*PAGE_SIZE
28
 
29
#ifndef __ASSEMBLY__
30
#define PPC_REG unsigned long
31
struct pt_regs {
32
        PPC_REG gpr[32];
33
        PPC_REG nip;
34
        PPC_REG msr;
35
        PPC_REG orig_gpr3;      /* Used for restarting system calls */
36
        PPC_REG ctr;
37
        PPC_REG link;
38
        PPC_REG xer;
39
        PPC_REG ccr;
40
        PPC_REG softe;          /* Soft enabled/disabled */
41
        PPC_REG trap;           /* Reason for being here */
42
        PPC_REG dar;            /* Fault registers */
43
        PPC_REG dsisr;
44
        PPC_REG result;         /* Result of a system call */
45
};
46
 
47
#define PPC_REG_32 unsigned int
48
struct pt_regs32 {
49
        PPC_REG_32 gpr[32];
50
        PPC_REG_32 nip;
51
        PPC_REG_32 msr;
52
        PPC_REG_32 orig_gpr3;   /* Used for restarting system calls */
53
        PPC_REG_32 ctr;
54
        PPC_REG_32 link;
55
        PPC_REG_32 xer;
56
        PPC_REG_32 ccr;
57
        PPC_REG_32 mq;          /* 601 only (not used at present) */
58
                                /* Used on APUS to hold IPL value. */
59
        PPC_REG_32 trap;                /* Reason for being here */
60
        PPC_REG_32 dar;         /* Fault registers */
61
        PPC_REG_32 dsisr;
62
        PPC_REG_32 result;      /* Result of a system call */
63
};
64
 
65
#endif
66
 
67
#define STACK_FRAME_OVERHEAD    112     /* size of minimum stack frame */
68
 
69
/*
70
 * Size of dummy stack frame allocated when calling signal handler.
71
 * These *MUST* be multiples of 16 since the ABI requires stack frames
72
 * be quadword aligned.
73
 */
74
#define __SIGNAL_FRAMESIZE      128
75
#define __SIGNAL_FRAMESIZE32    64
76
 
77
#define instruction_pointer(regs) ((regs)->nip)
78
#define user_mode(regs) ((((regs)->msr) >> MSR_PR_LG) & 0x1)
79
 
80
/*
81
 * Offsets used by 'ptrace' system call interface.
82
 */
83
#define PT_R0   0
84
#define PT_R1   1
85
#define PT_R2   2
86
#define PT_R3   3
87
#define PT_R4   4
88
#define PT_R5   5
89
#define PT_R6   6
90
#define PT_R7   7
91
#define PT_R8   8
92
#define PT_R9   9
93
#define PT_R10  10
94
#define PT_R11  11
95
#define PT_R12  12
96
#define PT_R13  13
97
#define PT_R14  14
98
#define PT_R15  15
99
#define PT_R16  16
100
#define PT_R17  17
101
#define PT_R18  18
102
#define PT_R19  19
103
#define PT_R20  20
104
#define PT_R21  21
105
#define PT_R22  22
106
#define PT_R23  23
107
#define PT_R24  24
108
#define PT_R25  25
109
#define PT_R26  26
110
#define PT_R27  27
111
#define PT_R28  28
112
#define PT_R29  29
113
#define PT_R30  30
114
#define PT_R31  31
115
 
116
#define PT_NIP  32
117
#define PT_MSR  33
118
#ifdef __KERNEL__
119
#define PT_ORIG_R3 34
120
#endif
121
#define PT_CTR  35
122
#define PT_LNK  36
123
#define PT_XER  37
124
#define PT_CCR  38
125
#define PT_SOFTE 39
126
#define PT_RESULT 43
127
 
128
#define PT_FPR0 48
129
 
130
/* Kernel and userspace will both use this PT_FPSCR value.  32-bit apps will have
131
 * visibility to the asm-ppc/ptrace.h header instead of this one.
132
 */
133
#define PT_FPSCR (PT_FPR0 + 32 + 1)       /* each FP reg occupies 1 slot in 64-bit space */
134
 
135
#ifdef __KERNEL__
136
#define PT_FPSCR32 (PT_FPR0 + 2*32 + 1)   /* each FP reg occupies 2 32-bit userspace slots */
137
#endif
138
 
139
/* Additional PTRACE requests implemented on PowerPC. */
140
#define PPC_PTRACE_GETREGS            0x99  /* Get GPRs 0 - 31 */
141
#define PPC_PTRACE_SETREGS            0x98  /* Set GPRs 0 - 31 */
142
#define PPC_PTRACE_GETFPREGS        0x97  /* Get FPRs 0 - 31 */
143
#define PPC_PTRACE_SETFPREGS        0x96  /* Set FPRs 0 - 31 */
144
#define PPC_PTRACE_PEEKTEXT_3264  0x95  /* Read word at location ADDR on a 64-bit process from a 32-bit process. */
145
#define PPC_PTRACE_PEEKDATA_3264  0x94  /* Read word at location ADDR on a 64-bit process from a 32-bit process. */
146
#define PPC_PTRACE_POKETEXT_3264  0x93  /* Write word at location ADDR on a 64-bit process from a 32-bit process. */
147
#define PPC_PTRACE_POKEDATA_3264  0x92  /* Write word at location ADDR on a 64-bit process from a 32-bit process. */
148
#define PPC_PTRACE_PEEKUSR_3264   0x91  /* Read a register (specified by ADDR) out of the "user area" on a 64-bit process from a 32-bit process. */
149
#define PPC_PTRACE_POKEUSR_3264   0x90  /* Write DATA into location ADDR within the "user area" on a 64-bit process from a 32-bit process. */
150
 
151
/* Get/set all the altivec registers vr0..vr31, vscr, vrsave, in one go */
152
#define PTRACE_GETVRREGS        18
153
#define PTRACE_SETVRREGS        19
154
 
155
#endif /* _PPC64_PTRACE_H */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.