| 1 |
1275 |
phoenix |
#ifndef __ASM_SH_HITACHI_SHMSE_H
|
| 2 |
|
|
#define __ASM_SH_HITACHI_SHMSE_H
|
| 3 |
|
|
|
| 4 |
|
|
/*
|
| 5 |
|
|
* linux/include/asm-sh/hitachi_shmse.h
|
| 6 |
|
|
*
|
| 7 |
|
|
* Copyright (C) 2003 Takashi Kusuda <kusuda-takashi@hitachi-ul.co.jp>
|
| 8 |
|
|
* Hitachi SH-Mobile SolutionEngine support
|
| 9 |
|
|
*/
|
| 10 |
|
|
|
| 11 |
|
|
/* Box specific addresses. */
|
| 12 |
|
|
|
| 13 |
|
|
/* Area 0 */
|
| 14 |
|
|
#define PA_ROM 0x00000000 /* EPROM */
|
| 15 |
|
|
#define PA_ROM_SIZE 0x00400000 /* EPROM size 4M byte(Actually 2MB) */
|
| 16 |
|
|
#define PA_FROM 0x00400000 /* Flash ROM */
|
| 17 |
|
|
#define PA_FROM_SIZE 0x00400000 /* Flash size 4M byte */
|
| 18 |
|
|
#define PA_SRAM 0x00800000 /* SRAM */
|
| 19 |
|
|
#define PA_FROM_SIZE 0x00400000 /* SRAM size 4M byte */
|
| 20 |
|
|
/* Area 1 */
|
| 21 |
|
|
#define PA_EXT1 0x04000000
|
| 22 |
|
|
#define PA_EXT1_SIZE 0x04000000
|
| 23 |
|
|
/* Area 2 */
|
| 24 |
|
|
#define PA_EXT2 0x08000000
|
| 25 |
|
|
#define PA_EXT2_SIZE 0x04000000
|
| 26 |
|
|
/* Area 3 */
|
| 27 |
|
|
#define PA_SDRAM 0x0c000000
|
| 28 |
|
|
#define PA_SDRAM_SIZE 0x04000000
|
| 29 |
|
|
/* Area 4 */
|
| 30 |
|
|
#define PA_PCIC 0x10000000 /* MR-SHPC-01 PCMCIA */
|
| 31 |
|
|
#define PA_MRSHPC 0xb03fffe0 /* MR-SHPC-01 PCMCIA controller */
|
| 32 |
|
|
#define PA_MRSHPC_MW1 0xb0400000 /* MR-SHPC-01 memory window base */
|
| 33 |
|
|
#define PA_MRSHPC_MW2 0xb0500000 /* MR-SHPC-01 attribute window base */
|
| 34 |
|
|
#define PA_MRSHPC_IO 0xb0600000 /* MR-SHPC-01 I/O window base */
|
| 35 |
|
|
#define MRSHPC_OPTION (PA_MRSHPC + 6)
|
| 36 |
|
|
#define MRSHPC_CSR (PA_MRSHPC + 8)
|
| 37 |
|
|
#define MRSHPC_ISR (PA_MRSHPC + 10)
|
| 38 |
|
|
#define MRSHPC_ICR (PA_MRSHPC + 12)
|
| 39 |
|
|
#define MRSHPC_CPWCR (PA_MRSHPC + 14)
|
| 40 |
|
|
#define MRSHPC_MW0CR1 (PA_MRSHPC + 16)
|
| 41 |
|
|
#define MRSHPC_MW1CR1 (PA_MRSHPC + 18)
|
| 42 |
|
|
#define MRSHPC_IOWCR1 (PA_MRSHPC + 20)
|
| 43 |
|
|
#define MRSHPC_MW0CR2 (PA_MRSHPC + 22)
|
| 44 |
|
|
#define MRSHPC_MW1CR2 (PA_MRSHPC + 24)
|
| 45 |
|
|
#define MRSHPC_IOWCR2 (PA_MRSHPC + 26)
|
| 46 |
|
|
#define MRSHPC_CDCR (PA_MRSHPC + 28)
|
| 47 |
|
|
#define MRSHPC_PCIC_INFO (PA_MRSHPC + 30)
|
| 48 |
|
|
#define PA_LED 0xb0800000 /* LED */
|
| 49 |
|
|
#define PA_DIPSW 0xb0900000 /* Dip switch 31 */
|
| 50 |
|
|
#define PA_EPLD_MODESET 0xb0a00000 /* FPGA Mode set register */
|
| 51 |
|
|
#define PA_EPLD_ST1 0xb0a80000 /* FPGA Interrupt status register1 */
|
| 52 |
|
|
#define PA_EPLD_ST2 0xb0ac0000 /* FPGA Interrupt status register2 */
|
| 53 |
|
|
/* Area 5 */
|
| 54 |
|
|
#define PA_EXT5 0x14000000
|
| 55 |
|
|
#define PA_EXT5_SIZE 0x04000000
|
| 56 |
|
|
/* Area 6 */
|
| 57 |
|
|
#define PA_LCD1 0xb8000000
|
| 58 |
|
|
#define PA_LCD2 0xb8800000
|
| 59 |
|
|
|
| 60 |
|
|
#endif /* __ASM_SH_HITACHI_SHMSE_H */
|
