URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Go to most recent revision |
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
1276 |
phoenix |
/* $Id: lsu.h,v 1.1.1.1 2004-04-15 03:00:57 phoenix Exp $ */
|
| 2 |
|
|
#ifndef _SPARC64_LSU_H
|
| 3 |
|
|
#define _SPARC64_LSU_H
|
| 4 |
|
|
|
| 5 |
|
|
/* LSU Control Register */
|
| 6 |
|
|
#define LSU_CONTROL_PM 0x000001fe00000000 /* Phys-watchpoint byte mask */
|
| 7 |
|
|
#define LSU_CONTROL_VM 0x00000001fe000000 /* Virt-watchpoint byte mask */
|
| 8 |
|
|
#define LSU_CONTROL_PR 0x0000000001000000 /* Phys-read watchpoint enable */
|
| 9 |
|
|
#define LSU_CONTROL_PW 0x0000000000800000 /* Phys-write watchpoint enable */
|
| 10 |
|
|
#define LSU_CONTROL_VR 0x0000000000400000 /* Virt-read watchpoint enable */
|
| 11 |
|
|
#define LSU_CONTROL_VW 0x0000000000200000 /* Virt-write watchpoint enable */
|
| 12 |
|
|
#define LSU_CONTROL_FM 0x00000000000ffff0 /* Parity mask enables. */
|
| 13 |
|
|
#define LSU_CONTROL_DM 0x0000000000000008 /* Data MMU enable. */
|
| 14 |
|
|
#define LSU_CONTROL_IM 0x0000000000000004 /* Instruction MMU enable. */
|
| 15 |
|
|
#define LSU_CONTROL_DC 0x0000000000000002 /* Data cache enable. */
|
| 16 |
|
|
#define LSU_CONTROL_IC 0x0000000000000001 /* Instruction cache enable. */
|
| 17 |
|
|
|
| 18 |
|
|
#endif /* !(_SPARC64_LSU_H) */
|
© copyright 1999-2026
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.