OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [linux/] [uClibc/] [libc/] [sysdeps/] [linux/] [m68k/] [bits/] [fenv.h] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1325 phoenix
/* Copyright (C) 1997, 1998, 1999, 2000 Free Software Foundation, Inc.
2
   This file is part of the GNU C Library.
3
 
4
   The GNU C Library is free software; you can redistribute it and/or
5
   modify it under the terms of the GNU Lesser General Public
6
   License as published by the Free Software Foundation; either
7
   version 2.1 of the License, or (at your option) any later version.
8
 
9
   The GNU C Library is distributed in the hope that it will be useful,
10
   but WITHOUT ANY WARRANTY; without even the implied warranty of
11
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
12
   Lesser General Public License for more details.
13
 
14
   You should have received a copy of the GNU Lesser General Public
15
   License along with the GNU C Library; if not, write to the Free
16
   Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA
17
   02111-1307 USA.  */
18
 
19
#ifndef _FENV_H
20
# error "Never use <bits/fenv.h> directly; include <fenv.h> instead."
21
#endif
22
 
23
 
24
/* Define bits representing the exception.  We use the bit positions of
25
   the appropriate bits in the FPSR Accrued Exception Byte.  */
26
enum
27
  {
28
    FE_INEXACT = 1 << 3,
29
#define FE_INEXACT      FE_INEXACT
30
    FE_DIVBYZERO = 1 << 4,
31
#define FE_DIVBYZERO    FE_DIVBYZERO
32
    FE_UNDERFLOW = 1 << 5,
33
#define FE_UNDERFLOW    FE_UNDERFLOW
34
    FE_OVERFLOW = 1 << 6,
35
#define FE_OVERFLOW     FE_OVERFLOW
36
    FE_INVALID = 1 << 7
37
#define FE_INVALID      FE_INVALID
38
  };
39
 
40
#define FE_ALL_EXCEPT \
41
        (FE_INEXACT | FE_DIVBYZERO | FE_UNDERFLOW | FE_OVERFLOW | FE_INVALID)
42
 
43
/* The m68k FPU supports all of the four defined rounding modes.  We use
44
   the bit positions in the FPCR Mode Control Byte as the values for the
45
   appropriate macros.  */
46
enum
47
  {
48
    FE_TONEAREST = 0,
49
#define FE_TONEAREST    FE_TONEAREST
50
    FE_TOWARDZERO = 1 << 4,
51
#define FE_TOWARDZERO   FE_TOWARDZERO
52
    FE_DOWNWARD = 2 << 4,
53
#define FE_DOWNWARD     FE_DOWNWARD
54
    FE_UPWARD = 3 << 4
55
#define FE_UPWARD       FE_UPWARD
56
  };
57
 
58
 
59
/* Type representing exception flags.  */
60
typedef unsigned int fexcept_t;
61
 
62
 
63
/* Type representing floating-point environment.  This structure
64
   corresponds to the layout of the block written by `fmovem'.  */
65
typedef struct
66
  {
67
    unsigned int __control_register;
68
    unsigned int __status_register;
69
    unsigned int __instruction_address;
70
  }
71
fenv_t;
72
 
73
/* If the default argument is used we use this value.  */
74
#define FE_DFL_ENV      ((__const fenv_t *) -1)
75
 
76
#ifdef __USE_GNU
77
/* Floating-point environment where none of the exceptions are masked.  */
78
# define FE_NOMASK_ENV  ((__const fenv_t *) -2)
79
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.