OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [mp3/] [bench/] [models/] [28f016s3/] [read.me] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 266 lampret
 INTEL DEVELOPER'S SOFTWARE LICENSE AGREEMENT
2
 
3
BY USING THIS SOFTWARE, YOU ARE AGREEING TO BE BOUND BY THE TERMS OF
4
THIS AGREEMENT.  DO NOT USE THE SOFTWARE UNTIL YOU HAVE CAREFULLY READ
5
AND AGREED TO THE FOLLOWING TERMS AND CONDITIONS.  IF YOU DO NOT AGREE
6
TO THE TERMS OF THIS AGREEMENT, PROMPTLY RETURN THE SOFTWARE PACKAGE AND
7
ANY ACCOMPANYING ITEMS.
8
 
9
IF YOU USE THIS SOFTWARE, YOU WILL BE BOUND BY THE TERMS OF THIS
10
AGREEMENT
11
 
12
LICENSE: Intel Corporation ("Intel") grants you the non-exclusive right
13
to use the enclosed software program ("Software").  You will not use,
14
copy, modify, rent, sell or transfer the Software or any portion
15
thereof, except as provided in this Agreement.
16
 
17
System OEM Developers may:
18
1.      Copy the Software for support, backup or archival purposes;
19
2.      Install, use, or distribute Intel owned Software in object code
20
           only;
21
3.      Modify and/or use Software source code that Intel directly makes
22
           available to you as an OEM Developer;
23
4.      Install, use, modify, distribute, and/or make or have made
24
           derivatives ("Derivatives") of Intel owned Software under the
25
           terms and conditions in this Agreement, ONLY if you are a System
26
           OEM Developer and NOT an end-user.
27
 
28
RESTRICTIONS:
29
 
30
YOU WILL NOT:
31
1.      Copy the Software, in whole or in part, except as provided for
32
           in this Agreement;
33
2.      Decompile or reverse engineer any Software provided in object
34
           code format;
35
3.      Distribute any Software or Derivative code to any end-users,
36
           unless approved by Intel in a prior writing.
37
 
38
TRANSFER: You may transfer the Software to another OEM Developer if the
39
receiving party agrees to the terms of this Agreement at the sole risk
40
of any receiving party.
41
 
42
OWNERSHIP AND COPYRIGHT OF SOFTWARE: Title to the Software and all
43
copies thereof remain with Intel or its vendors.  The Software is
44
copyrighted and is protected by United States and international
45
copyright laws.  You will not remove the copyright notice from the
46
Software.  You agree to prevent any unauthorized copying of the
47
Software.
48
 
49
DERIVATIVE WORK: OEM Developers that make or have made Derivatives will
50
not be required to provide Intel with a copy of the source or object
51
code.  OEM Developers shall be authorized to use, market, sell, and/or
52
distribute Derivatives to other OEM Developers at their own risk and
53
expense. Title to Derivatives and all copies thereof shall be in the
54
particular OEM Developer creating the Derivative.  Such OEMs shall
55
remove the Intel copyright notice from all Derivatives if such notice is
56
contained in the Software source code.
57
 
58
DUAL MEDIA SOFTWARE: If the Software package contains multiple media,
59
you may only use the medium appropriate for your system.
60
 
61
WARRANTY: Intel warrants that it has the right to license you to use,
62
modify, or distribute the Software as provided in this Agreement. The
63
Software is provided "AS IS".  Intel makes no representations to
64
upgrade, maintain, or support the Software at any time. Intel warrants
65
that the media on which the Software is furnished will be free from
66
defects in material and workmanship for a period of one (1) year from
67
the date of purchase.  Upon return of such defective media, Intel's
68
entire liability and your exclusive remedy shall be the replacement of
69
the Software.
70
 
71
THE ABOVE WARRANTIES ARE THE ONLY WARRANTIES OF ANY KIND, EITHER EXPRESS
72
OR IMPLIED, INCLUDING WARRANTIES OF MERCHANTABILITY OR FITNESS FOR ANY
73
PARTICULAR PURPOSE.
74
 
75
LIMITATION OF LIABILITY: NEITHER INTEL NOR ITS VENDORS OR AGENTS SHALL
76
BE LIABLE FOR ANY LOSS OF PROFITS, LOSS OF USE, LOSS OF DATA,
77
INTERRUPTION OF BUSINESS, NOR FOR INDIRECT, SPECIAL, INCIDENTAL OR
78
CONSEQUENTIAL DAMAGES OF ANY KIND WHETHER UNDER THIS AGREEMENT OR
79
OTHERWISE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
80
 
81
TERMINATION OF THIS LICENSE: Intel reserves the right to conduct or have
82
conducted audits to verify your compliance with this Agreement.  Intel
83
may terminate this Agreement at any time if you are in breach of any of
84
its terms and conditions.  Upon termination, you will immediately
85
destroy, and certify in writing the destruction of, the Software or
86
return all copies of the Software and documentation to Intel.
87
 
88
U.S. GOVERNMENT RESTRICTED RIGHTS: The Software and documentation were
89
developed at private expense and are provided with "RESTRICTED RIGHTS".
90
Use, duplication or disclosure by the Government is subject to
91
restrictions as set forth in FAR52.227-14 and DFAR252.227-7013 et seq.
92
or its successor.
93
 
94
EXPORT LAWS: You agree that the distribution and export/re-export of the
95
Software is in compliance with the laws, regulations, orders or other
96
restrictions of the U.S. Export Administration Regulations.
97
 
98
APPLICABLE LAW: This Agreement is governed by the laws of the State of
99
California and the United States, including patent and copyright laws.
100
Any claim arising out of this Agreement will be brought in Santa Clara
101
County, California.
102
 
103
 
104
Intel's Byte-Wide SmartVoltage FlashFile(tm) flash memory verilog models
105
consist of 4 files.  One file, "bwsvff.v", contains the basic model for
106
the flash memory family.  The other files depend upon the device being
107
modeled.  One file is used to parametize the model (dp*.v) for the specific
108
device.  This file will call out other files to be loaded which include:
109
 
110
        *.bkb   block beginning addresses
111
        *.bke   block ending addresses
112
 
113
The parameterization file must be loaded into the simulator before the main
114
model file "bwsvff.v" as it contains definitions required for the model.
115
 
116
A test file, test1s3.v, which illustrates the interaction between the
117
microprocessor and the flash memory is also included.  This test file can be
118
changed to test different scenarios representative of specific applications.
119
Another test file, test_bad.v, illustrates the different scenarios resulting
120
in the status register signaling error conditions were encountered.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.