OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [mp3/] [lib/] [xilinx/] [unisims/] [OFDTX_F.v] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 266 lampret
// $Header: /home/marcus/revision_ctrl_test/oc_cvs/cvs/or1k/mp3/lib/xilinx/unisims/OFDTX_F.v,v 1.1.1.1 2001-11-04 18:59:50 lampret Exp $
2
 
3
/*
4
 
5
FUNCTION        : Output D-FLIP-FLOP with clock enable
6
 
7
*/
8
 
9
`timescale  100 ps / 10 ps
10
 
11
`celldefine
12
 
13
module OFDTX_F (O, C, CE, D, T);
14
 
15
    parameter cds_action = "ignore";
16
    parameter INIT = 1'b0;
17
 
18
    output O;
19
    reg    o_in;
20
 
21
    input  C, CE, D, T;
22
 
23
    tri0 GSR = glbl.GSR;
24
    tri0 GTS = glbl.GTS;
25
 
26
        always @(GSR)
27
            if (GSR)
28
                assign o_in = INIT;
29
            else
30
                deassign o_in;
31
 
32
        always @(posedge C)
33
            if (CE)
34
                o_in <= D;
35
 
36
    or (t_in, GTS, T);
37
    bufif0 (O, o_in, t_in);
38
 
39
    specify
40
        (posedge C => (O +: D)) = (1, 1);
41
        (T => O) = (1, 1, 0);
42
    endspecify
43
 
44
endmodule
45
 
46
`endcelldefine

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.