OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [mp3/] [lib/] [xilinx/] [unisims/] [OR16.v] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 266 lampret
// $Header: /home/marcus/revision_ctrl_test/oc_cvs/cvs/or1k/mp3/lib/xilinx/unisims/OR16.v,v 1.1.1.1 2001-11-04 18:59:50 lampret Exp $
2
 
3
/*
4
 
5
FUNCTION        : 16-INPUT OR GATE
6
 
7
*/
8
 
9
`timescale  100 ps / 10 ps
10
 
11
`celldefine
12
 
13
module OR16 (O, I0, I1, I2, I3, I4, I5, I6, I7, I8, I9, I10, I11, I12, I13, I14, I15);
14
 
15
    parameter cds_action = "ignore";
16
 
17
    output O;
18
 
19
    input  I0, I1, I2, I3, I4, I5, I6, I7, I8, I9, I10, I11, I12, I13, I14, I15;
20
 
21
    or O1 (O, I0, I1, I2, I3, I4, I5, I6, I7, I8, I9, I10, I11, I12, I13, I14, I15);
22
 
23
    specify
24
        (I0 *> O) = (1, 1);
25
        (I1 *> O) = (1, 1);
26
        (I2 *> O) = (1, 1);
27
        (I3 *> O) = (1, 1);
28
        (I4 *> O) = (1, 1);
29
        (I5 *> O) = (1, 1);
30
        (I6 *> O) = (1, 1);
31
        (I7 *> O) = (1, 1);
32
        (I8 *> O) = (1, 1);
33
        (I9 *> O) = (1, 1);
34
        (I10 *> O) = (1, 1);
35
        (I11 *> O) = (1, 1);
36
        (I12 *> O) = (1, 1);
37
        (I13 *> O) = (1, 1);
38
        (I14 *> O) = (1, 1);
39
        (I15 *> O) = (1, 1);
40
    endspecify
41
 
42
endmodule
43
 
44
`endcelldefine

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.