URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [mp3/] [lib/] [xilinx/] [unisims/] [XORCY_L.v] - Blame information for rev 266

Go to most recent revision | Details | Compare with Previous | View Log


// $Header: /home/marcus/revision_ctrl_test/oc_cvs/cvs/or1k/mp3/lib/xilinx/unisims/XORCY_L.v,v 1.1.1.1 2001-11-04 19:00:00 lampret Exp $
 
/*
 
FUNCTION        : XOR for carry logic
 
*/
 
`timescale  100 ps / 10 ps
 
`celldefine
 
module XORCY_L (LO, CI, LI);
 
    parameter cds_action = "ignore";
 
    output LO;
 
    input  CI, LI;
 
        xor X1 (LO, CI, LI);
 
    specify
          (CI *> LO) = (1, 1);
          (LI *> LO) = (1, 1);
    endspecify
 
endmodule
 
`endcelldefine

Line No.	Rev	Author	Line
1	266	lampret	`// $Header: /home/marcus/revision_ctrl_test/oc_cvs/cvs/or1k/mp3/lib/xilinx/unisims/XORCY_L.v,v 1.1.1.1 2001-11-04 19:00:00 lampret Exp $`
2
3			`/*`
4
5			`FUNCTION : XOR for carry logic`
6
7			`*/`
8
9			`timescale 100 ps / 10 ps
10
11			`celldefine
12
13			`module XORCY_L (LO, CI, LI);`
14
15			`parameter cds_action = "ignore";`
16
17			`output LO;`
18
19			`input CI, LI;`
20
21			`xor X1 (LO, CI, LI);`
22
23			`specify`
24			`(CI *> LO) = (1, 1);`
25			`(LI *> LO) = (1, 1);`
26			`endspecify`
27
28			`endmodule`
29
30			`endcelldefine

Browse

Tools

Subversion Repositories or1k

[/] [or1k/] [trunk/] [mp3/] [lib/] [xilinx/] [unisims/] [XORCY_L.v] - Blame information for rev 266