OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [mp3/] [rtl/] [verilog/] [ssvga/] [ssvga_defines.v] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 266 lampret
//////////////////////////////////////////////////////////////////////
2
////                                                              ////
3
////  Simple Small VGA IP Core                                    ////
4
////                                                              ////
5
////  This file is part of the Simple Small VGA project           ////
6
////                                                              ////
7
////                                                              ////
8
////  Description                                                 ////
9
////  Definitions.                                                ////
10
////                                                              ////
11
////  To Do:                                                      ////
12
////   Nothing                                                    ////
13
////                                                              ////
14
////  Author(s):                                                  ////
15
////      - Damjan Lampret, lampret@opencores.org                 ////
16
////                                                              ////
17
//////////////////////////////////////////////////////////////////////
18
////                                                              ////
19
//// Copyright (C) 2000 Authors and OPENCORES.ORG                 ////
20
////                                                              ////
21
//// This source file may be used and distributed without         ////
22
//// restriction provided that this copyright statement is not    ////
23
//// removed from the file and that any derivative work contains  ////
24
//// the original copyright notice and the associated disclaimer. ////
25
////                                                              ////
26
//// This source file is free software; you can redistribute it   ////
27
//// and/or modify it under the terms of the GNU Lesser General   ////
28
//// Public License as published by the Free Software Foundation; ////
29
//// either version 2.1 of the License, or (at your option) any   ////
30
//// later version.                                               ////
31
////                                                              ////
32
//// This source is distributed in the hope that it will be       ////
33
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
34
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
35
//// PURPOSE.  See the GNU Lesser General Public License for more ////
36
//// details.                                                     ////
37
////                                                              ////
38
//// You should have received a copy of the GNU Lesser General    ////
39
//// Public License along with this source; if not, download it   ////
40
//// from http://www.opencores.org/lgpl.shtml                     ////
41
////                                                              ////
42
//////////////////////////////////////////////////////////////////////
43
//
44
// CVS Revision History
45
//
46
// $Log: not supported by cvs2svn $
47
// Revision 1.1.1.1  2001/10/06 10:19:09  igorm
48
// no message
49
//
50
//
51
// 14.4 MHz (400x320)
52
 
53
/*
54
`define PIXEL_NUM       'd128000 // 166668
55
`define SSVGA_HCW             10
56
`define SSVGA_VCW             10
57
`define SSVGA_HTOT          `SSVGA_HCW'd646
58
`define SSVGA_HPULSE      `SSVGA_HCW'd140
59
`define SSVGA_HFRONTP   `SSVGA_HCW'd53
60
`define SSVGA_HBACKP    `SSVGA_HCW'd53
61
 
62
`define SSVGA_VTOT          `SSVGA_VCW'd340
63
`define SSVGA_VPULSE      `SSVGA_VCW'd6
64
`define SSVGA_VFRONTP   `SSVGA_HCW'd2
65
`define SSVGA_VBACKP    `SSVGA_HCW'd2
66
`define SSVGA_VMCW          17
67
*/
68
 
69
// 10 MHz (400x320)
70
/*`define PIXEL_NUM       'd128000 // 166668
71
`define SSVGA_HCW             10
72
`define SSVGA_VCW             10
73
`define SSVGA_HTOT          `SSVGA_HCW'd516
74
`define SSVGA_HPULSE      `SSVGA_HCW'd90
75
`define SSVGA_HFRONTP   `SSVGA_HCW'd13
76
`define SSVGA_HBACKP    `SSVGA_HCW'd13
77
 
78
`define SSVGA_VTOT          `SSVGA_VCW'd323
79
`define SSVGA_VPULSE      `SSVGA_VCW'd1
80
`define SSVGA_VFRONTP   `SSVGA_HCW'd1
81
`define SSVGA_VBACKP    `SSVGA_HCW'd1
82
`define SSVGA_VMCW          17
83
*/
84
 
85
// 20 MHz (640x480)
86
//`define PIXEL_NUM       'd307200 // 333270
87
//`define SSVGA_HCW           10
88
//`define SSVGA_VCW           10
89
//`define SSVGA_HTOT        `SSVGA_HCW'd690
90
//`define SSVGA_HPULSE    `SSVGA_HCW'd40
91
//`define SSVGA_HFRONTP   `SSVGA_HCW'd5
92
//`define SSVGA_HBACKP    `SSVGA_HCW'd5
93
//
94
//`define SSVGA_VTOT        `SSVGA_VCW'd483
95
//`define SSVGA_VPULSE    `SSVGA_VCW'd1
96
//`define SSVGA_VFRONTP   `SSVGA_HCW'd1
97
//`define SSVGA_VBACKP    `SSVGA_HCW'd1
98
//`define SSVGA_VMCW        17
99
 
100
// 25 MHz (640x480) 
101
`define PIXEL_NUM       'd307200 // 383330 
102
`define SSVGA_HCW             10
103
`define SSVGA_VCW             10
104
`define SSVGA_HTOT          `SSVGA_HCW'd800
105
`define SSVGA_HPULSE      `SSVGA_HCW'd96
106
`define SSVGA_HFRONTP   `SSVGA_HCW'd48
107
`define SSVGA_HBACKP    `SSVGA_HCW'd16
108
 
109
`define SSVGA_VTOT          `SSVGA_VCW'd525
110
`define SSVGA_VPULSE      `SSVGA_VCW'd2
111
`define SSVGA_VFRONTP   `SSVGA_HCW'd10
112
`define SSVGA_VBACKP    `SSVGA_HCW'd33
113
`define SSVGA_VMCW          17
114
 
115
// 23 MHz (640x480) 
116
//`define PIXEL_NUM       'd307200 // 383330 
117
//`define SSVGA_HCW           10
118
//`define SSVGA_VCW           10
119
//`define SSVGA_HTOT        `SSVGA_HCW'd750
120
//`define SSVGA_HPULSE    `SSVGA_HCW'd90
121
//`define SSVGA_HFRONTP   `SSVGA_HCW'd10
122
//`define SSVGA_HBACKP    `SSVGA_HCW'd10
123
//
124
//`define SSVGA_VTOT        `SSVGA_VCW'd511
125
//`define SSVGA_VPULSE    `SSVGA_VCW'd4
126
//`define SSVGA_VFRONTP   `SSVGA_HCW'd12
127
//`define SSVGA_VBACKP    `SSVGA_HCW'd15
128
//`define SSVGA_VMCW        17
129
 
130
//`define XILINX_RAMB4

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.