URL
https://opencores.org/ocsvn/or1k/or1k/trunk
[/] [or1k/] [trunk/] [mp3/] [sw/] [ints/] [excepts.txt] - Blame information for rev 1780
Go to most recent revision |
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
319 |
lampret |
Original in the or1k arch manual:
|
| 2 |
|
|
EXCEPTION EPCR NORMAL RESTART EPCR ESR[DSX]=1 RESTART ESR[DSX]=1 EEAR
|
| 3 |
|
|
Reset X X X X -
|
| 4 |
|
|
Bus Error PC EPCR PC-4 EPCR YES
|
| 5 |
|
|
Data Page Fault PC EPCR PC-4 EPCR YES
|
| 6 |
|
|
IPFault PC EPCR PC-4 EPCR YES
|
| 7 |
|
|
Low Priority EI PC EPCR+4 N/A N/A -
|
| 8 |
|
|
Alignment PC EPCR+4 PC-4 EPCR YES
|
| 9 |
|
|
Illegal Insn PC EPCR+4 PC-4 EPCR -
|
| 10 |
|
|
High Prio EI PC EPCR+4 N/A N/A -
|
| 11 |
|
|
D-TLB Miss PC EPCR PC-4 EPCR YES
|
| 12 |
|
|
I-TLB Miss PC EPCR PC-4 EPCR YES
|
| 13 |
|
|
Range PC EPCR+4 PC-4 EPCR -
|
| 14 |
|
|
System Call PC EPCR+4 N/A N/A -
|
| 15 |
|
|
Breakpoint PC EPCR+4 PC-4 EPCR -
|
| 16 |
|
|
|
| 17 |
|
|
New (how or1ksim and or1200 work/whould work):
|
| 18 |
|
|
EXCEPTION EPCR NORMAL RESTART EPCR ESR[DSX]=1 RESTART ESR[DSX]=1 EEAR
|
| 19 |
|
|
Reset X X X X -
|
| 20 |
|
|
Bus Error PC EPCR PC-4 EPCR YES
|
| 21 |
|
|
Data Page Fault PC EPCR PC-4 EPCR YES
|
| 22 |
|
|
IPFault PC EPCR PC-4 EPCR YES
|
| 23 |
|
|
Low Priority EI PC+4 EPCR N/A N/A -
|
| 24 |
|
|
Alignment PC+4 EPCR PC-4 EPCR YES
|
| 25 |
|
|
Illegal Insn PC+4 EPCR PC-4 EPCR -
|
| 26 |
|
|
High Prio EI PC+4 EPCR N/A N/A -
|
| 27 |
|
|
D-TLB Miss PC EPCR PC-4 EPCR YES
|
| 28 |
|
|
I-TLB Miss PC EPCR PC-4 EPCR YES
|
| 29 |
|
|
Range PC EPCR PC-4 EPCR -
|
| 30 |
|
|
System Call PC+4 EPCR N/A N/A -
|
| 31 |
|
|
Trap PC+4 EPCR-4 PC-4 EPCR -
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.