OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [mp3/] [sw/] [trap2/] [trap.S] - Blame information for rev 1777

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 505 lampret 
#include "spr_defs.h"
2 
 
3 
        .extern main
4 
        .extern _src_beg
5 
        .extern _dst_beg
6 
        .extern _dst_end
7 
        .extern _c_reset
8 
 
9 
.org 0x100
10 
 
11 
_reset:
12 
        l.nop
13 
        l.nop
14 
        l.movhi r0, 0x0
15 
        l.slli  r0,r0,16
16 
        l.addi  r1,r0,0x0
17 
        l.addi  r2,r0,0x0
18 
        l.addi  r3,r0,0x0
19 
        l.addi  r4,r0,0x0
20 
        l.addi  r5,r0,0x0
21 
        l.addi  r6,r0,0x0
22 
        l.addi  r7,r0,0x0
23 
        l.addi  r8,r0,0x0
24 
        l.addi  r9,r0,0x1234
25 
        l.addi  r10,r0,0x0
26 
        l.addi  r11,r0,0x0
27 
        l.addi  r12,r0,0x0
28 
        l.addi  r13,r0,0x0
29 
        l.addi  r14,r0,0x0
30 
        l.addi  r15,r0,0x0
31 
        l.addi  r16,r0,0x0
32 
        l.addi  r17,r0,0x0
33 
        l.addi  r18,r0,0x0
34 
        l.addi  r19,r0,0x0
35 
        l.addi  r20,r0,0x0
36 
        l.addi  r21,r0,0x0
37 
        l.addi  r22,r0,0x0
38 
        l.addi  r23,r0,0x0
39 
        l.addi  r24,r0,0x0
40 
        l.addi  r25,r0,0x0
41 
        l.addi  r26,r0,0x0
42 
        l.addi  r27,r0,0x0
43 
        l.addi  r28,r0,0x0
44 
        l.addi  r29,r0,0x0
45 
        l.addi  r30,r0,0x0
46 
        l.addi  r31,r0,0x0
47 
 
48 
        l.movhi r2,hi(_main)
49 
        l.ori   r2,r2,lo(_main)
50 
        l.jr    r2
51 
        l.addi  r2,r0,0
52 
 
53 
.org 0xd00
54 
_break:
55 
        l.nop
56 
        l.nop
57 
        l.rfe
58 
        l.nop
59 
        l.nop
60 
 
61 
.org 0xe00
62 
_trap:
63 
        l.nop
64 
        l.nop
65 
        l.rfe
66 
        l.nop
67 
        l.nop
68 
 
69 
.org 0x2000
70 
 
71 
_main:
72 
        l.nop
73 
        l.addi  r5,r0,SPR_SR_SUPV|SPR_SR_EXR
74 
        l.mtspr r0,r5,SPR_SR
75 
        l.addi  r5,r0,SPR_DSR_TE
76 
        l.mtspr r0,r5,SPR_DSR
77 
        l.nop
78 
        l.addi r11,r0,1
79 
        l.addi r11,r0,2
80 
        l.addi r11,r0,3
81 
        l.trap  1
82 
        l.addi r11,r0,4
83 
        l.addi r11,r0,5
84 
        l.j _forw
85 
        l.addi r11,r0,6
86 
        l.addi r11,r0,7
87 
        l.addi r11,r0,8
88 
        l.addi r11,r0,9
89 
_forw:
90 
        l.addi r11,r0,10
91 
        l.nop
92 
        l.nop
93 
        l.sys 203
94 
        l.nop
95 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.