OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [cpu/] [or32/] [op.c] - Blame information for rev 1660

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1452 nogj 
/* op.c -- Micro operations for the recompiler
2 
   Copyright (C) 2005 György `nog' Jeney, nog@sdf.lonestar.org
3 
 
4 
This file is part of OpenRISC 1000 Architectural Simulator.
5 
 
6 
This program is free software; you can redistribute it and/or modify
7 
it under the terms of the GNU General Public License as published by
8 
the Free Software Foundation; either version 2 of the License, or
9 
(at your option) any later version.
10 
 
11 
This program is distributed in the hope that it will be useful,
12 
but WITHOUT ANY WARRANTY; without even the implied warranty of
13 
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
14 
GNU General Public License for more details.
15 
 
16 
You should have received a copy of the GNU General Public License
17 
along with this program; if not, write to the Free Software
18 
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
19 
 
20 
 
21 
#include <stdio.h>
22 
#include <stdint.h>
23 
#include <stdlib.h>
24 
 
25 
#include "config.h"
26 
 
27 
#ifdef HAVE_INTTYPES_H
28 
#include <inttypes.h>
29 
#endif
30 
 
31 
#include "port.h"
32 
#include "arch.h"
33 
#include "spr_defs.h"
34 
#include "opcode/or32.h"
35 
#include "sim-config.h"
36 
#include "except.h"
37 
#include "abstract.h"
38 
#include "execute.h"
39 
#include "sprs.h"
40 
#include "sched.h"
41 
 
42 
#include "op_support.h"
43 
 
44 
#include "i386_regs.h"
45 
 
46 
#include "dyn_rec.h"
47 
 
48 
/* This must be here since the function in op_i386.h use this variable */
49 
register struct cpu_state *env asm(CPU_STATE_REG);
50 
 
51 
#include "op_i386.h"
52 
 
53 
/*
54 1549 nogj 
 * WARNING: Before going of and wildly editing everything in this file remember
55 1452 nogj 
 * the following about its contents:
56 
 * 1) The `functions' don't EVER return.  In otherwords haveing return state-
57 
 *    ments _anywere_ in this file is likely not to work.  This is because
58 
 *    dyngen just strips away the ret from the end of the function and just uses
59 
 *    the function `body'.  If a ret statement is executed _anyware_ inside the
60 
 *    dynamicly generated code, then it is undefined were we shall jump to.
61 
 * 2) Because of 1), try not to have overly complicated functions.  In too
62 
 *    complicated functions, gcc may decide to generate premature `exits'.  This
63 
 *    is what passing the -fno-reorder-blocks command line switch to gcc helps
64 
 *    with.  This is ofcourse not desired and is rather flaky as we don't (and
65 
 *    can't) control the kind of code that gcc generates: It may work for one
66 
 *    and break for another.  The less branches there are the less likely it is
67 
 *    that a premature return shall occur.
68 
 * 3) If gcc decides that it is going to be a basterd then it will optimise a
69 
 *    very simple condition (if/switch) with a premature exit.  But gcc can't
70 
 *    fuck ME over!  Just stick a FORCE_RET; at the END of the offending
71 
 *    function.
72 
 * 4) All operations must start with `op_'.  dyngen ignores all other functions.
73 
 * 5) Local variables are depriciated: They hinder performance.
74 
 * 6) Function calls are expensive as the stack has to be shifted (twice).
75 
 */
76 
 
77 
/*#define __or_dynop __attribute__((noreturn))*/
78 
#define __or_dynop
79 
 
80 
/* Temporaries to hold the (simulated) registers in */
81 
register uint32_t t0 asm(T0_REG);
82 
register uint32_t t1 asm(T1_REG);
83 
register uint32_t t2 asm(T2_REG);
84 
 
85 
#define OP_PARAM1 ((uorreg_t)(&__op_param1))
86 
#define OP_PARAM2 ((uorreg_t)(&__op_param2))
87 
#define OP_PARAM3 ((uorreg_t)(&__op_param3))
88 
 
89 
extern uorreg_t __op_param1;
90 
extern uorreg_t __op_param2;
91 
extern uorreg_t __op_param3;
92 
 
93 
 
94 
/* Helper function.  Whenever we escape the recompiled code and there is a
95 
 * potential that an exception may happen this function must be called */
96 
static inline void save_t_temporary(void)
97 
{
98 
  env->t0 = t0;
99 
  env->t1 = t1;
100 
  env->t2 = t2;
101 
}
102 
 
103 
/* Wrapper around do_scheduler.  This is needed because op_do_sched must be as
104 
 * small as possible. */
105 
void do_sched_wrap(void)
106 
{
107 
  save_t_temporary();
108 
  upd_sim_cycles();
109 
  do_scheduler();
110 
}
111 
 
112 1481 nogj 
/* do_scheduler wrapper for instructions that are in the delay slot */
113 
void do_sched_wrap_delay(void)
114 
{
115 
  save_t_temporary();
116 
  upd_sim_cycles();
117 
  env->ts_current = 1;
118 
  /* The PC gets set to the location of the jump, but do_sched increments that
119 
   * so pull it back here to point to the right location again.  This could be
120 
   * done in op_add_pc/op_set_pc_pc_delay but that would enlarge the recompiled
121 
   * code. */
122 
  //env->pc -= 4;
123 
  do_scheduler();
124 
  env->ts_current = 0;
125 
}
126 
 
127 
void enter_dyn_code(oraddr_t addr, struct dyn_page *dp)
128 
{
129 
  uint16_t reg;
130 
 
131 1483 nogj 
  addr &= config.immu.pagesize - 1;
132 1481 nogj 
  addr >>= 2;
133 
 
134 
  reg = dp->ts_bound[addr];
135 
 
136 
  if(reg & 0x1f)
137 
    t0 = cpu_state.reg[reg & 0x1f];
138 
 
139 
  if((reg >> 5) & 0x1f)
140 
    t1 = cpu_state.reg[(reg >> 5) & 0x1f];
141 
 
142 
  if((reg >> 10) & 0x1f)
143 
    t2 = cpu_state.reg[(reg >> 10) & 0x1f];
144 
 
145 
  or_longjmp(dp->locs[addr]);
146 
}
147 
 
148 1452 nogj 
 
149 1481 nogj 
__or_dynop void op_set_pc_pc_delay(void)
150 1452 nogj 
{
151 1481 nogj 
  env->sprs[SPR_PPC] = get_pc();
152 
  /* pc_delay is pulled back 4 since imediatly after this is run, the scheduler
153 
   * runs which also increments it by 4 */
154 
  set_pc(env->pc_delay - 4);
155 1452 nogj 
}
156 
 
157 
__or_dynop void op_set_pc_delay_imm(void)
158 
{
159 
  env->pc_delay = get_pc() + (orreg_t)OP_PARAM1;
160 
  env->delay_insn = 1;
161 
}
162 
 
163 
__or_dynop void op_set_pc_delay_pc(void)
164 
{
165 
  env->pc_delay = get_pc();
166 
  env->delay_insn = 1;
167 
}
168 
 
169 
__or_dynop void op_clear_pc_delay(void)
170 
{
171 
  env->pc_delay = 0;
172 
  env->delay_insn = 1;
173 
}
174 
 
175 
__or_dynop void op_do_jump(void)
176 
{
177 1481 nogj 
  do_jump(get_pc());
178 
}
179 
 
180 
__or_dynop void op_do_jump_delay(void)
181 
{
182 1452 nogj 
  do_jump(env->pc_delay);
183 
}
184 
 
185 1481 nogj 
__or_dynop void op_clear_delay_insn(void)
186 1452 nogj 
{
187 1481 nogj 
  env->delay_insn = 0;
188 1452 nogj 
}
189 
 
190 1481 nogj 
__or_dynop void op_set_delay_insn(void)
191 1452 nogj 
{
192 1481 nogj 
  env->delay_insn = 1;
193 1452 nogj 
}
194 
 
195 1481 nogj 
__or_dynop void op_check_delay_slot(void)
196 1452 nogj 
{
197 1481 nogj 
  if(!env->delay_insn)
198 
    OP_JUMP(OP_PARAM1);
199 1452 nogj 
}
200 
 
201 
__or_dynop void op_jmp_imm(void)
202 
{
203 
  OP_JUMP(OP_PARAM1);
204 
}
205 
 
206 
__or_dynop void op_set_flag(void)
207 
{
208 
  env->sprs[SPR_SR] |= SPR_SR_F;
209 
}
210 
 
211 
__or_dynop void op_clear_flag(void)
212 
{
213 
  env->sprs[SPR_SR] &= ~SPR_SR_F;
214 
}
215 
 
216 1481 nogj 
/* Used for the l.bf instruction.  Therefore if the flag is not set, jump over
217 
 * all the jumping stuff */
218 1452 nogj 
__or_dynop void op_check_flag(void)
219 
{
220 1481 nogj 
  if(!(env->sprs[SPR_SR] & SPR_SR_F)) {
221 
    HANDLE_SCHED(do_sched_wrap, "no_sched_chk_flg");
222 
    OP_JUMP(OP_PARAM1);
223 
  }
224 
}
225 
 
226 
/* Used for l.bf if the delay slot instruction is on another page */
227 
__or_dynop void op_check_flag_delay(void)
228 
{
229 1452 nogj 
  if(env->sprs[SPR_SR] & SPR_SR_F) {
230 1481 nogj 
    env->delay_insn = 1;
231 1452 nogj 
    env->pc_delay = get_pc() + (orreg_t)OP_PARAM1;
232 
  }
233 
}
234 
 
235 1481 nogj 
/* Used for the l.bnf instruction.  Therefore if the flag is set, jump over all
236 
 * the jumping stuff */
237 1452 nogj 
__or_dynop void op_check_not_flag(void)
238 
{
239 1481 nogj 
  if(env->sprs[SPR_SR] & SPR_SR_F) {
240 
    HANDLE_SCHED(do_sched_wrap, "no_sched_chk_not_flg");
241 
    OP_JUMP(OP_PARAM1);
242 
  }
243 
}
244 
 
245 
/* Used for l.bnf if the delay slot instruction is on another page */
246 
__or_dynop void op_check_not_flag_delay(void)
247 
{
248 1452 nogj 
  if(!(env->sprs[SPR_SR] & SPR_SR_F)) {
249 1481 nogj 
    env->delay_insn = 1;
250 1452 nogj 
    env->pc_delay = get_pc() + (orreg_t)OP_PARAM1;
251 
  }
252 
}
253 
 
254 
__or_dynop void op_set_ts_current(void)
255 
{
256 
  env->ts_current = 1;
257 
}
258 
 
259 1481 nogj 
__or_dynop void op_add_pc(void)
260 1452 nogj 
{
261 1481 nogj 
  /* FIXME: Optimise */
262 
  set_pc(get_pc() + OP_PARAM1);
263 1452 nogj 
}
264 
 
265 
__or_dynop void op_nop_exit(void)
266 
{
267 
  upd_sim_cycles();
268 
  save_t_temporary();
269 
  op_support_nop_exit();
270 
  FORCE_RET;
271 
}
272 
 
273 
__or_dynop void op_nop_reset(void)
274 
{
275 
  upd_sim_cycles();
276 
  op_support_nop_reset();
277 1481 nogj 
  do_jump(EXCEPT_RESET);
278 1452 nogj 
}
279 
 
280 
__or_dynop void op_nop_printf(void)
281 
{
282 
  save_t_temporary();
283 
  upd_sim_cycles();
284 
  op_support_nop_printf();
285 
  FORCE_RET;
286 
}
287 
 
288 
__or_dynop void op_nop_report(void)
289 
{
290 
  save_t_temporary();
291 
  upd_sim_cycles();
292 
  op_support_nop_report();
293 
  FORCE_RET;
294 
}
295 
 
296 
__or_dynop void op_nop_report_imm(void)
297 
{
298 
  save_t_temporary();
299 
  upd_sim_cycles();
300 
  op_support_nop_report_imm(OP_PARAM1);
301 
}
302 
 
303 1657 nogj 
__or_dynop void op_analysis(void)
304 1452 nogj 
{
305 1657 nogj 
  env->iqueue.insn_index = OP_PARAM1;
306 
  env->iqueue.insn = OP_PARAM2;
307 
  env->iqueue.insn_addr = get_pc();
308 
  save_t_temporary();
309 
  op_support_analysis();
310 
  FORCE_RET;
311 1452 nogj 
}
312 
 
313 1657 nogj 
__or_dynop void op_move_gpr1_pc_delay(void)
314 
{
315 
  env->pc_delay = env->reg[1];
316 
  env->delay_insn = 1;
317 
}
318 1452 nogj 
 
319 1657 nogj 
__or_dynop void op_move_gpr2_pc_delay(void)
320 1452 nogj 
{
321 1657 nogj 
  env->pc_delay = env->reg[2];
322 
  env->delay_insn = 1;
323 1452 nogj 
}
324 
 
325 1657 nogj 
__or_dynop void op_move_gpr3_pc_delay(void)
326 1452 nogj 
{
327 1657 nogj 
  env->pc_delay = env->reg[3];
328 
  env->delay_insn = 1;
329 1452 nogj 
}
330 
 
331 1657 nogj 
__or_dynop void op_move_gpr4_pc_delay(void)
332 
{
333 
  env->pc_delay = env->reg[4];
334 
  env->delay_insn = 1;
335 
}
336 1452 nogj 
 
337 1657 nogj 
__or_dynop void op_move_gpr5_pc_delay(void)
338 1452 nogj 
{
339 1657 nogj 
  env->pc_delay = env->reg[5];
340 
  env->delay_insn = 1;
341 1452 nogj 
}
342 
 
343 1657 nogj 
__or_dynop void op_move_gpr6_pc_delay(void)
344 1452 nogj 
{
345 1657 nogj 
  env->pc_delay = env->reg[6];
346 
  env->delay_insn = 1;
347 1452 nogj 
}
348 
 
349 1657 nogj 
__or_dynop void op_move_gpr7_pc_delay(void)
350 1452 nogj 
{
351 1657 nogj 
  env->pc_delay = env->reg[7];
352 
  env->delay_insn = 1;
353 1452 nogj 
}
354 
 
355 1657 nogj 
__or_dynop void op_move_gpr8_pc_delay(void)
356 1452 nogj 
{
357 1657 nogj 
  env->pc_delay = env->reg[8];
358 
  env->delay_insn = 1;
359 1452 nogj 
}
360 
 
361 1657 nogj 
__or_dynop void op_move_gpr9_pc_delay(void)
362 
{
363 
  env->pc_delay = env->reg[9];
364 
  env->delay_insn = 1;
365 
}
366 
 
367 
__or_dynop void op_move_gpr10_pc_delay(void)
368 
{
369 
  env->pc_delay = env->reg[10];
370 
  env->delay_insn = 1;
371 
}
372 
 
373 
__or_dynop void op_move_gpr11_pc_delay(void)
374 
{
375 
  env->pc_delay = env->reg[11];
376 
  env->delay_insn = 1;
377 
}
378 
 
379 
__or_dynop void op_move_gpr12_pc_delay(void)
380 
{
381 
  env->pc_delay = env->reg[12];
382 
  env->delay_insn = 1;
383 
}
384 
 
385 
__or_dynop void op_move_gpr13_pc_delay(void)
386 
{
387 
  env->pc_delay = env->reg[13];
388 
  env->delay_insn = 1;
389 
}
390 
 
391 
__or_dynop void op_move_gpr14_pc_delay(void)
392 
{
393 
  env->pc_delay = env->reg[14];
394 
  env->delay_insn = 1;
395 
}
396 
 
397 
__or_dynop void op_move_gpr15_pc_delay(void)
398 
{
399 
  env->pc_delay = env->reg[15];
400 
  env->delay_insn = 1;
401 
}
402 
 
403 
__or_dynop void op_move_gpr16_pc_delay(void)
404 
{
405 
  env->pc_delay = env->reg[16];
406 
  env->delay_insn = 1;
407 
}
408 
 
409 
__or_dynop void op_move_gpr17_pc_delay(void)
410 
{
411 
  env->pc_delay = env->reg[17];
412 
  env->delay_insn = 1;
413 
}
414 
 
415 
__or_dynop void op_move_gpr18_pc_delay(void)
416 
{
417 
  env->pc_delay = env->reg[18];
418 
  env->delay_insn = 1;
419 
}
420 
 
421 
__or_dynop void op_move_gpr19_pc_delay(void)
422 
{
423 
  env->pc_delay = env->reg[19];
424 
  env->delay_insn = 1;
425 
}
426 
 
427 
__or_dynop void op_move_gpr20_pc_delay(void)
428 
{
429 
  env->pc_delay = env->reg[20];
430 
  env->delay_insn = 1;
431 
}
432 
 
433 
__or_dynop void op_move_gpr21_pc_delay(void)
434 
{
435 
  env->pc_delay = env->reg[21];
436 
  env->delay_insn = 1;
437 
}
438 
 
439 
__or_dynop void op_move_gpr22_pc_delay(void)
440 
{
441 
  env->pc_delay = env->reg[22];
442 
  env->delay_insn = 1;
443 
}
444 
 
445 
__or_dynop void op_move_gpr23_pc_delay(void)
446 
{
447 
  env->pc_delay = env->reg[23];
448 
  env->delay_insn = 1;
449 
}
450 
 
451 
__or_dynop void op_move_gpr24_pc_delay(void)
452 
{
453 
  env->pc_delay = env->reg[24];
454 
  env->delay_insn = 1;
455 
}
456 
 
457 
__or_dynop void op_move_gpr25_pc_delay(void)
458 
{
459 
  env->pc_delay = env->reg[25];
460 
  env->delay_insn = 1;
461 
}
462 
 
463 
__or_dynop void op_move_gpr26_pc_delay(void)
464 
{
465 
  env->pc_delay = env->reg[26];
466 
  env->delay_insn = 1;
467 
}
468 
 
469 
__or_dynop void op_move_gpr27_pc_delay(void)
470 
{
471 
  env->pc_delay = env->reg[27];
472 
  env->delay_insn = 1;
473 
}
474 
 
475 
__or_dynop void op_move_gpr28_pc_delay(void)
476 
{
477 
  env->pc_delay = env->reg[28];
478 
  env->delay_insn = 1;
479 
}
480 
 
481 
__or_dynop void op_move_gpr29_pc_delay(void)
482 
{
483 
  env->pc_delay = env->reg[29];
484 
  env->delay_insn = 1;
485 
}
486 
 
487 
__or_dynop void op_move_gpr30_pc_delay(void)
488 
{
489 
  env->pc_delay = env->reg[30];
490 
  env->delay_insn = 1;
491 
}
492 
 
493 
__or_dynop void op_move_gpr31_pc_delay(void)
494 
{
495 
  env->pc_delay = env->reg[31];
496 
  env->delay_insn = 1;
497 
}
498 
 
499 
#define OP_FILE "op_1t_op.h"
500 
#include "op_1t.h"
501 
#undef OP_FILE
502 1658 nogj 
 
503 
#define OP_FILE "op_2t_op.h"
504 
#include "op_2t.h"
505 
#undef OP_FILE
506 1660 nogj 
 
507 
#define OP_FILE "op_3t_op.h"
508 
#include "op_3t.h"
509 
#undef OP_FILE
510 
 
511 1452 nogj 
#define OP_EXTRA
512 
 
513 
#define OP /
514 
#define OP_CAST(T) (orreg_t)T
515 
#define OP_NAME div
516 
#include "op_arith_op.h"
517 
#undef OP_NAME
518 
#undef OP_CAST
519 
#undef OP
520 
 
521 
#define OP /
522 
#define OP_CAST(T) T
523 
#define OP_NAME divu
524 
#include "op_arith_op.h"
525 
#undef OP_NAME
526 
#undef OP_CAST
527 
#undef OP
528 
 
529 
#define OP *
530 
#define OP_CAST(T) T
531 
#define OP_NAME mulu
532 
#include "op_arith_op.h"
533 
#undef OP_NAME
534 
#undef OP_CAST
535 
#undef OP
536 
 
537 
#define OP -
538 
#define OP_CAST(T) (orreg_t)T
539 
#define OP_NAME sub
540 
#include "op_arith_op.h"
541 
#undef OP_NAME
542 
#undef OP_CAST
543 
#undef OP
544 
 
545 
#undef OP_EXTRA
546 
 
547 
#define OP_HAS_IMM
548 
 
549 
#define OP_EXTRA + ((env->sprs[SPR_SR] & SPR_SR_CY) >> 10)
550 
#define OP +
551 
#define OP_CAST(T) (orreg_t)T
552 
#define OP_NAME addc
553 
#include "op_arith_op.h"
554 
#undef OP_NAME
555 
#undef OP_CAST
556 
#undef OP
557 
 
558 
#undef OP_EXTRA
559 
#define OP_EXTRA
560 
 
561 
#define OP +
562 
#define OP_CAST(T) (orreg_t)T
563 
#define OP_NAME add
564 
#include "op_arith_op.h"
565 
#undef OP_NAME
566 
#undef OP_CAST
567 
#undef OP
568 
 
569 
#define OP &
570 
#define OP_CAST(T) T
571 
#define OP_NAME and
572 
#include "op_arith_op.h"
573 
#undef OP_NAME
574 
#undef OP_CAST
575 
#undef OP
576 
 
577 
#define OP *
578 
#define OP_CAST(T) (orreg_t)T
579 
#define OP_NAME mul
580 
#include "op_arith_op.h"
581 
#undef OP_NAME
582 
#undef OP_CAST
583 
#undef OP
584 
 
585 
#define OP |
586 
#define OP_CAST(T) T
587 
#define OP_NAME or
588 
#include "op_arith_op.h"
589 
#undef OP_NAME
590 
#undef OP_CAST
591 
#undef OP
592 
 
593 
#define OP <<
594 
#define OP_CAST(T) T
595 
#define OP_NAME sll
596 
#include "op_arith_op.h"
597 
#undef OP_NAME
598 
#undef OP_CAST
599 
#undef OP
600 
 
601 
#define OP >>
602 
#define OP_CAST(T) (orreg_t)T
603 
#define OP_NAME sra
604 
#include "op_arith_op.h"
605 
#undef OP_NAME
606 
#undef OP_CAST
607 
#undef OP
608 
 
609 
#define OP >>
610 
#define OP_CAST(T) T
611 
#define OP_NAME srl
612 
#include "op_arith_op.h"
613 
#undef OP_NAME
614 
#undef OP_CAST
615 
#undef OP
616 
 
617 
#define OP ^
618 
#define OP_CAST(T) T
619 
#define OP_NAME xor
620 
#include "op_arith_op.h"
621 
#undef OP_NAME
622 
#undef OP_CAST
623 
#undef OP
624 
 
625 
#undef OP_EXTRA
626 
#undef OP_HAS_IMM
627 
 
628 
#define EXT_NAME extbs
629 
#define EXT_TYPE int8_t
630 
#define EXT_CAST (orreg_t)
631 
#include "op_extend_op.h"
632 
#undef EXT_CAST
633 
#undef EXT_TYPE
634 
#undef EXT_NAME
635 
 
636 
#define EXT_NAME extbz
637 
#define EXT_TYPE uint8_t
638 
#define EXT_CAST (uorreg_t)
639 
#include "op_extend_op.h"
640 
#undef EXT_CAST
641 
#undef EXT_TYPE
642 
#undef EXT_NAME
643 
 
644 
#define EXT_NAME exths
645 
#define EXT_TYPE int16_t
646 
#define EXT_CAST (orreg_t)
647 
#include "op_extend_op.h"
648 
#undef EXT_CAST
649 
#undef EXT_TYPE
650 
#undef EXT_NAME
651 
 
652 
#define EXT_NAME exthz
653 
#define EXT_TYPE uint16_t
654 
#define EXT_CAST (uorreg_t)
655 
#include "op_extend_op.h"
656 
#undef EXT_CAST
657 
#undef EXT_TYPE
658 
#undef EXT_NAME
659 
 
660 
#define COMP ==
661 
#define COMP_NAME sfeq
662 
#define COMP_CAST(t) t
663 
#include "op_comp_op.h"
664 
#undef COMP_CAST
665 
#undef COMP_NAME
666 
#undef COMP
667 
 
668 
#define COMP !=
669 
#define COMP_NAME sfne
670 
#define COMP_CAST(t) t
671 
#include "op_comp_op.h"
672 
#undef COMP_CAST
673 
#undef COMP_NAME
674 
#undef COMP
675 
 
676 
#define COMP >
677 
#define COMP_NAME sfgtu
678 
#define COMP_CAST(t) t
679 
#include "op_comp_op.h"
680 
#undef COMP_CAST
681 
#undef COMP_NAME
682 
#undef COMP
683 
 
684 
#define COMP >=
685 
#define COMP_NAME sfgeu
686 
#define COMP_CAST(t) t
687 
#include "op_comp_op.h"
688 
#undef COMP_CAST
689 
#undef COMP_NAME
690 
#undef COMP
691 
 
692 
#define COMP <
693 
#define COMP_NAME sfltu
694 
#define COMP_CAST(t) t
695 
#include "op_comp_op.h"
696 
#undef COMP_CAST
697 
#undef COMP_NAME
698 
#undef COMP
699 
 
700 
#define COMP <=
701 
#define COMP_NAME sfleu
702 
#define COMP_CAST(t) t
703 
#include "op_comp_op.h"
704 
#undef COMP_CAST
705 
#undef COMP_NAME
706 
#undef COMP
707 
 
708 
#define COMP >
709 
#define COMP_NAME sfgts
710 
#define COMP_CAST(t) (orreg_t)t
711 
#include "op_comp_op.h"
712 
#undef COMP_CAST
713 
#undef COMP_NAME
714 
#undef COMP
715 
 
716 
#define COMP >=
717 
#define COMP_NAME sfges
718 
#define COMP_CAST(t) (orreg_t)t
719 
#include "op_comp_op.h"
720 
#undef COMP_CAST
721 
#undef COMP_NAME
722 
#undef COMP
723 
 
724 
#define COMP <
725 
#define COMP_NAME sflts
726 
#define COMP_CAST(t) (orreg_t)t
727 
#include "op_comp_op.h"
728 
#undef COMP_CAST
729 
#undef COMP_NAME
730 
#undef COMP
731 
 
732 
#define COMP <=
733 
#define COMP_NAME sfles
734 
#define COMP_CAST(t) (orreg_t)t
735 
#include "op_comp_op.h"
736 
#undef COMP_CAST
737 
#undef COMP_NAME
738 
#undef COMP
739 
 
740 1657 nogj 
#define OP_FILE "op_t_reg_mov_op.h"
741 
#include "op_1t.h"
742 
#undef OP_FILE
743 1452 nogj 
 
744 
#define SPR_T_NAME SPR_T
745 
#define GPR_T_NAME GPR_T
746 
 
747 
#define SPR_T t0
748 
#define GPR_T t0
749 
#include "op_mftspr_op.h"
750 
#undef GPR_T
751 
 
752 
#define GPR_T t1
753 
#include "op_mftspr_op.h"
754 
#undef GPR_T
755 
 
756 
#define GPR_T t2
757 
#include "op_mftspr_op.h"
758 
#undef GPR_T
759 
#undef SPR_T
760 
 
761 
#define SPR_T t1
762 
#define GPR_T t0
763 
#include "op_mftspr_op.h"
764 
#undef GPR_T
765 
 
766 
#define GPR_T t1
767 
#include "op_mftspr_op.h"
768 
#undef GPR_T
769 
 
770 
#define GPR_T t2
771 
#include "op_mftspr_op.h"
772 
#undef GPR_T
773 
#undef SPR_T
774 
 
775 
#define SPR_T t2
776 
#define GPR_T t0
777 
#include "op_mftspr_op.h"
778 
#undef GPR_T
779 
 
780 
#define GPR_T t1
781 
#include "op_mftspr_op.h"
782 
#undef GPR_T
783 
 
784 
#define GPR_T t2
785 
#include "op_mftspr_op.h"
786 
#undef GPR_T
787 
#undef SPR_T
788 
 
789 
#undef GPR_T_NAME
790 
#undef SPR_T_NAME
791 
 
792 
#define SPR_T_NAME imm
793 
#define GPR_T_NAME GPR_T
794 
 
795 
#define SPR_T 0
796 
 
797 
#define GPR_T t0
798 
#include "op_mftspr_op.h"
799 
#undef GPR_T
800 
 
801 
#define GPR_T t1
802 
#include "op_mftspr_op.h"
803 
#undef GPR_T
804 
 
805 
#define GPR_T t2
806 
#include "op_mftspr_op.h"
807 
#undef GPR_T
808 
#undef SPR_T
809 
 
810 
#undef SPR_T_NAME
811 
#undef GPR_T_NAME
812 
 
813 
#define ONLY_MTSPR
814 
#define SPR_T_NAME SPR_T
815 
#define GPR_T_NAME clear
816 
 
817 
#define GPR_T 0
818 
 
819 
#define SPR_T t0
820 
#include "op_mftspr_op.h"
821 
#undef SPR_T
822 
 
823 
#define SPR_T t1
824 
#include "op_mftspr_op.h"
825 
#undef SPR_T
826 
 
827 
#define SPR_T t2
828 
#include "op_mftspr_op.h"
829 
#undef SPR_T
830 
 
831 
#undef GPR_T
832 
 
833 
#undef SPR_T_NAME
834 
#undef GPR_T_NAME
835 
 
836 
#define SPR_T_NAME imm
837 
#define GPR_T_NAME clear
838 
#define GPR_T 0
839 
#define SPR_T 0
840 
#include "op_mftspr_op.h"
841 
#undef SPR_T
842 
#undef GPR_T
843 
#undef GPR_T_NAME
844 
#undef SPR_T_NAME
845 
 
846 
#undef ONLY_MTSPR
847 
 
848 
#define OP +=
849 
#define OP_NAME mac
850 
#include "op_mac_op.h"
851 
#undef OP_NAME
852 
#undef OP
853 
 
854 
#define OP -=
855 
#define OP_NAME msb
856 
#include "op_mac_op.h"
857 
#undef OP_NAME
858 
#undef OP
859 
 
860 
#define LS_OP_NAME lbz
861 
#define LS_OP_CAST
862 
#define LS_OP_FUNC eval_mem8
863 
#include "op_lwhb_op.h"
864 
#undef LS_OP_FUNC
865 
#undef LS_OP_CAST
866 
#undef LS_OP_NAME
867 
 
868 
#define LS_OP_NAME lbs
869 
#define LS_OP_CAST (int8_t)
870 
#define LS_OP_FUNC eval_mem8
871 
#include "op_lwhb_op.h"
872 
#undef LS_OP_FUNC
873 
#undef LS_OP_CAST
874 
#undef LS_OP_NAME
875 
 
876 
#define LS_OP_NAME lhz
877 
#define LS_OP_CAST
878 
#define LS_OP_FUNC eval_mem16
879 
#include "op_lwhb_op.h"
880 
#undef LS_OP_FUNC
881 
#undef LS_OP_CAST
882 
#undef LS_OP_NAME
883 
 
884 
#define LS_OP_NAME lhs
885 
#define LS_OP_CAST (int16_t)
886 
#define LS_OP_FUNC eval_mem16
887 
#include "op_lwhb_op.h"
888 
#undef LS_OP_FUNC
889 
#undef LS_OP_CAST
890 
#undef LS_OP_NAME
891 
 
892 
#define LS_OP_NAME lwz
893 
#define LS_OP_CAST
894 
#define LS_OP_FUNC eval_mem32
895 
#include "op_lwhb_op.h"
896 
#undef LS_OP_FUNC
897 
#undef LS_OP_CAST
898 
#undef LS_OP_NAME
899 
 
900 
#define LS_OP_NAME lws
901 
#define LS_OP_CAST (int32_t)
902 
#define LS_OP_FUNC eval_mem32
903 
#include "op_lwhb_op.h"
904 
#undef LS_OP_FUNC
905 
#undef LS_OP_CAST
906 
#undef LS_OP_NAME
907 
 
908 
#define S_OP_NAME sb
909 
#define S_FUNC set_mem8
910 
#include "op_swhb_op.h"
911 
#undef S_FUNC
912 
#undef S_OP_NAME
913 
 
914 
#define S_OP_NAME sh
915 
#define S_FUNC set_mem16
916 
#include "op_swhb_op.h"
917 
#undef S_FUNC
918 
#undef S_OP_NAME
919 
 
920 
#define S_OP_NAME sw
921 
#define S_FUNC set_mem32
922 
#include "op_swhb_op.h"
923 
#undef S_FUNC
924 
#undef S_OP_NAME
925 
 
926 
__or_dynop void op_join_mem_cycles(void)
927 
{
928 
  join_mem_cycles();
929 
}
930 
 
931 
__or_dynop void op_store_link_addr_gpr(void)
932 
{
933 
  env->reg[LINK_REGNO] = get_pc() + 8;
934 
}
935 
 
936 
__or_dynop void op_prep_rfe(void)
937 
{
938 
  env->sprs[SPR_SR] = env->sprs[SPR_ESR_BASE] | SPR_SR_FO;
939 
  env->sprs[SPR_PPC] = get_pc();
940 1481 nogj 
  env->ts_current = 1;
941 
  set_pc(env->sprs[SPR_EPCR_BASE] - 4);
942 1452 nogj 
}
943 
 
944 
static inline void prep_except(oraddr_t epcr_base)
945 
{
946 
  env->sprs[SPR_EPCR_BASE] = epcr_base;
947 
 
948 
  env->sprs[SPR_ESR_BASE] = env->sprs[SPR_SR];
949 
 
950 
  /* Address translation is always disabled when starting exception. */
951 
  env->sprs[SPR_SR] &= ~SPR_SR_DME;
952 
  env->sprs[SPR_SR] &= ~SPR_SR_IME;
953 
 
954 
  env->sprs[SPR_SR] &= ~SPR_SR_OVE;   /* Disable overflow flag exception. */
955 
 
956 
  env->sprs[SPR_SR] |= SPR_SR_SM;     /* SUPV mode */
957 
  env->sprs[SPR_SR] &= ~(SPR_SR_IEE | SPR_SR_TEE);    /* Disable interrupts. */
958 
}
959 
 
960 
__or_dynop void op_set_except_pc(void)
961 
{
962 
  set_pc(OP_PARAM1);
963 
}
964 
 
965 
/* Before the code in op_{sys,trap}{,_delay} gets run, the scheduler runs.
966 
 * Therefore the pc will point to the instruction after the l.sys or l.trap
967 
 * instruction */
968 
__or_dynop void op_prep_sys_delay(void)
969 
{
970 
  env->delay_insn = 0;
971 1481 nogj 
  env->ts_current = 1;
972 1452 nogj 
  prep_except(get_pc() - 4);
973 1481 nogj 
  set_pc(EXCEPT_SYSCALL - 4);
974 1452 nogj 
}
975 
 
976 
__or_dynop void op_prep_sys(void)
977 
{
978 1481 nogj 
  env->ts_current = 1;
979 1452 nogj 
  prep_except(get_pc() + 4);
980 1481 nogj 
  set_pc(EXCEPT_SYSCALL - 4);
981 1452 nogj 
}
982 
 
983 
__or_dynop void op_prep_trap_delay(void)
984 
{
985 1481 nogj 
  env->ts_current = 1;
986 1452 nogj 
  env->delay_insn = 0;
987 
  prep_except(get_pc() - 4);
988 1481 nogj 
  set_pc(EXCEPT_TRAP - 4);
989 1452 nogj 
}
990 
 
991 
__or_dynop void op_prep_trap(void)
992 
{
993 1481 nogj 
  env->ts_current = 1;
994 1452 nogj 
  prep_except(get_pc());
995 1481 nogj 
  set_pc(EXCEPT_TRAP - 4);
996 1452 nogj 
}
997 
 
998 
/* FIXME: This `instruction' should be split up like the l.trap and l.sys
999 
 * instructions are done */
1000 
__or_dynop void op_illegal_delay(void)
1001 
{
1002 
  env->delay_insn = 0;
1003 1481 nogj 
  env->ts_current = 1;
1004 1452 nogj 
  env->sprs[SPR_EEAR_BASE] = get_pc() - 4;
1005 1481 nogj 
  do_jump(EXCEPT_ILLEGAL - 4);
1006 1452 nogj 
}
1007 
 
1008 
__or_dynop void op_illegal(void)
1009 
{
1010 
  env->sprs[SPR_EEAR_BASE] = get_pc();
1011 1481 nogj 
  do_jump(EXCEPT_ILLEGAL);
1012 1452 nogj 
}
1013 
 
1014 
__or_dynop void op_do_sched(void)
1015 
{
1016 1481 nogj 
  HANDLE_SCHED(do_sched_wrap, "no_sched");
1017 1452 nogj 
}
1018 
 
1019 1481 nogj 
__or_dynop void op_do_sched_delay(void)
1020 
{
1021 
  HANDLE_SCHED(do_sched_wrap_delay, "no_sched_delay");
1022 
}
1023 
 
1024 1452 nogj 
__or_dynop void op_macc(void)
1025 
{
1026 
  env->sprs[SPR_MACLO] = 0;
1027 
  env->sprs[SPR_MACHI] = 0;
1028 
}
1029 
 
1030 
__or_dynop void op_store_insn_ea(void)
1031 
{
1032 
  env->insn_ea = OP_PARAM1;
1033 
}
1034 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.