OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [testbench/] [except_mc.ld] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 455 ivang
MEMORY
2
        {
3
        except : ORIGIN = 0x00000000, LENGTH = 0x00002000
4
        flash  : ORIGIN = 0x00002000, LENGTH = 0x001fe000
5
        ram    : ORIGIN = 0x40000000, LENGTH = 0x00200000
6
        }
7
 
8
SECTIONS
9
{
10
      .except :
11
        {
12
        *(.except)
13
         _src_beg = .;
14
        } > except
15
      .text :
16
        AT ( ADDR (.except) + SIZEOF (.except) )
17
        {
18
        _dst_beg = .;
19
        *(.text)
20 956 simons
        *(.rodata)
21 455 ivang
        } > ram
22
      .data :
23
        AT ( ADDR (.except) + SIZEOF (.except) + SIZEOF (.text))
24
        {
25
        *(.data)
26
        _dst_end = .;
27
        } > ram
28
      .bss :
29
        {
30
        *(.bss)
31
        } > ram
32
      .stack  ALIGN(0x10) (NOLOAD):
33
        {
34
        *(.stack)
35
        _ram_end = .;
36
        } > ram
37
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.