OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [or1ksim/] [testbench/] [mc_async.h] - Blame information for rev 1778

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 454 ivang
/* mc_async.h - Memory Controller testbench ASYNCdevices defines
2
         Copyright (C) 2001 by Ivan Guzvinec, ivang@opencores.org
3
 
4
         This file is part of OpenRISC 1000 Architectural Simulator.
5
 
6
         This program is free software; you can redistribute it and/or modify
7
         it under the terms of the GNU General Public License as published by
8
         the Free Software Foundation; either version 2 of the License, or
9
         (at your option) any later version.
10
 
11
         This program is distributed in the hope that it will be useful,
12
         but WITHOUT ANY WARRANTY; without even the implied warranty of
13
         MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.    See the
14
         GNU General Public License for more details.
15
 
16
         You should have received a copy of the GNU General Public License
17
         along with this program; if not, write to the Free Software
18
         Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
19
*/
20
 
21
#ifndef __MC_ASYNC_H
22
#define __MC_ASYNC_H
23
 
24 552 ivang
/* should configuration be readm from MC? */
25
#define MC_READ_CONF
26
 
27 473 ivang
/* TEMPLATE SELECTION       */
28
/* change #undef to #define */
29
#define _MC_TEST_TEMPLATE1
30
#undef  _MC_TEST_TEMPLATE2
31
#undef  _MC_TEST_TEMPLATE3
32
/* ------------------------ */
33
 
34 454 ivang
/* memory configuration that must reflect mcmem.cfg */
35
#define MC_ASYNC_CSMASK 0xFE    /* 8 bit mask for 8 chip selects. 1 ASYNC at CS, 0 something else at CS */
36
 
37
typedef struct MC_ASYNC_CS
38
{
39 552 ivang
  unsigned long BW;
40
  unsigned long M;
41 454 ivang
} MC_ASYNC_CS;
42
 
43
MC_ASYNC_CS mc_async_cs[8] = {
44
  { 2,    /* Bus Width : 0 - 8bit, 1 - 16bit, 2 - 32bit */
45
    0x02  /* SELect mask */
46
    },
47
  { 2, 0x04 },
48
  { 2, 0x06 },
49
  { 2, 0x08 },
50
  { 2, 0x0A },
51
  { 2, 0x0C },
52
  { 2, 0x0E },
53
  { 2, 0x10 } };
54
 
55 473 ivang
#define MC_ASYNC_TEST0  0x00000001LU /* no parity, bank after column, write enable */
56
#define MC_ASYNC_TEST1  0x00000002LU /* parity */
57
#define MC_ASYNC_TEST2  0x00000004LU /* bank after row */
58
#define MC_ASYNC_TEST3  0x00000008LU /* RO */
59
#define MC_ASYNC_TEST4  0x00000010LU /* - NOT DEFINED - */
60 454 ivang
 
61 473 ivang
#ifdef _MC_TEST_TEMPLATE1 
62
  #define MC_ASYNC_FLAGS        0x000002B4LU    /* MC_TEST_ flags... see mc_common.h */
63
  #define MC_ASYNC_TESTS        0x0000000FLU
64
#endif
65 454 ivang
 
66 473 ivang
#ifdef _MC_TEST_TEMPLATE2 
67
  #define MC_ASYNC_FLAGS        0x00000128LU    /* MC_TEST_ flags... see mc_common.h */
68
  #define MC_ASYNC_TESTS        0x00000008LU
69 454 ivang
#endif
70 473 ivang
 
71
#ifdef _MC_TEST_TEMPLATE3 
72
  #define MC_ASYNC_FLAGS        0x000007FFLU    /* MC_TEST_ flags... see mc_common.h */
73
  #define MC_ASYNC_TESTS        0x0000000FLU
74
#endif
75
 
76
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.