OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [orp/] [orp_soc/] [rtl/] [verilog/] [or1200.old/] [or1200_spram_64x24.v] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 746 lampret
//////////////////////////////////////////////////////////////////////
2
////                                                              ////
3
////  Generic Single-Port Synchronous RAM                         ////
4
////                                                              ////
5
////  This file is part of memory library available from          ////
6
////  http://www.opencores.org/cvsweb.shtml/generic_memories/     ////
7
////                                                              ////
8
////  Description                                                 ////
9
////  This block is a wrapper with common single-port             ////
10
////  synchronous memory interface for different                  ////
11
////  types of ASIC and FPGA RAMs. Beside universal memory        ////
12
////  interface it also provides behavioral model of generic      ////
13
////  single-port synchronous RAM.                                ////
14
////  It should be used in all OPENCORES designs that want to be  ////
15
////  portable accross different target technologies and          ////
16
////  independent of target memory.                               ////
17
////                                                              ////
18
////  Supported ASIC RAMs are:                                    ////
19
////  - Artisan Single-Port Sync RAM                              ////
20
////  - Avant! Two-Port Sync RAM (*)                              ////
21
////  - Virage Single-Port Sync RAM                               ////
22
////  - Virtual Silicon Single-Port Sync RAM                      ////
23
////                                                              ////
24
////  Supported FPGA RAMs are:                                    ////
25
////  - Xilinx Virtex RAMB4_S16                                   ////
26
////                                                              ////
27
////  To Do:                                                      ////
28
////   - xilinx rams need external tri-state logic                ////
29
////   - fix avant! two-port ram                                  ////
30
////   - add additional RAMs (Altera etc)                         ////
31
////                                                              ////
32
////  Author(s):                                                  ////
33
////      - Damjan Lampret, lampret@opencores.org                 ////
34
////                                                              ////
35
//////////////////////////////////////////////////////////////////////
36
////                                                              ////
37
//// Copyright (C) 2000 Authors and OPENCORES.ORG                 ////
38
////                                                              ////
39
//// This source file may be used and distributed without         ////
40
//// restriction provided that this copyright statement is not    ////
41
//// removed from the file and that any derivative work contains  ////
42
//// the original copyright notice and the associated disclaimer. ////
43
////                                                              ////
44
//// This source file is free software; you can redistribute it   ////
45
//// and/or modify it under the terms of the GNU Lesser General   ////
46
//// Public License as published by the Free Software Foundation; ////
47
//// either version 2.1 of the License, or (at your option) any   ////
48
//// later version.                                               ////
49
////                                                              ////
50
//// This source is distributed in the hope that it will be       ////
51
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
52
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
53
//// PURPOSE.  See the GNU Lesser General Public License for more ////
54
//// details.                                                     ////
55
////                                                              ////
56
//// You should have received a copy of the GNU Lesser General    ////
57
//// Public License along with this source; if not, download it   ////
58
//// from http://www.opencores.org/lgpl.shtml                     ////
59
////                                                              ////
60
//////////////////////////////////////////////////////////////////////
61
//
62
// CVS Revision History
63
//
64
// $Log: not supported by cvs2svn $
65
// Revision 1.1  2002/01/03 08:16:15  lampret
66
// New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.
67
//
68
// Revision 1.8  2001/11/02 18:57:14  lampret
69
// Modified virtual silicon instantiations.
70
//
71
// Revision 1.7  2001/10/22 19:39:56  lampret
72
// Fixed parameters in generic sprams.
73
//
74
// Revision 1.6  2001/10/21 17:57:16  lampret
75
// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.
76
//
77
// Revision 1.5  2001/10/14 13:12:09  lampret
78
// MP3 version.
79
//
80
// Revision 1.1.1.1  2001/10/06 10:18:36  igorm
81
// no message
82
//
83
// Revision 1.1  2001/08/09 13:39:33  lampret
84
// Major clean-up.
85
//
86
// Revision 1.2  2001/07/30 05:38:02  lampret
87
// Adding empty directories required by HDL coding guidelines
88
//
89
//
90
 
91
// synopsys translate_off
92
`include "timescale.v"
93
// synopsys translate_on
94
`include "or1200_defines.v"
95
 
96
module or1200_spram_64x24(
97
        // Generic synchronous single-port RAM interface
98
        clk, rst, ce, we, oe, addr, di, do
99
);
100
 
101
//
102
// Default address and data buses width
103
//
104
parameter aw = 6;
105
parameter dw = 24;
106
 
107
//
108
// Generic synchronous single-port RAM interface
109
//
110
input                   clk;    // Clock
111
input                   rst;    // Reset
112
input                   ce;     // Chip enable input
113
input                   we;     // Write enable input
114
input                   oe;     // Output enable input
115
input   [aw-1:0] addr;   // address bus inputs
116
input   [dw-1:0] di;     // input data bus
117
output  [dw-1:0] do;     // output data bus
118
 
119
//
120
// Internal wires and registers
121
//
122
wire    [7:0]            unconnected;
123
 
124
`ifdef OR1200_ARTISAN_SSP
125
 
126
//
127
// Instantiation of ASIC memory:
128
//
129
// Artisan Synchronous Single-Port RAM (ra1sh)
130
//
131
`ifdef UNUSED
132
art_hssp_64x24 #(dw, 1<<aw, aw) artisan_ssp(
133
`else
134
art_hssp_64x24 artisan_ssp(
135
`endif
136
        .clk(clk),
137
        .cen(~ce),
138
        .wen(~we),
139
        .a(addr),
140
        .d(di),
141
        .oen(~oe),
142
        .q(do)
143
);
144
 
145
`else
146
 
147
`ifdef OR1200_AVANT_ATP
148
 
149
//
150
// Instantiation of ASIC memory:
151
//
152
// Avant! Asynchronous Two-Port RAM
153
//
154
avant_atp avant_atp(
155
        .web(~we),
156
        .reb(),
157
        .oeb(~oe),
158
        .rcsb(),
159
        .wcsb(),
160
        .ra(addr),
161
        .wa(addr),
162
        .di(di),
163
        .do(do)
164
);
165
 
166
`else
167
 
168
`ifdef OR1200_VIRAGE_SSP
169
 
170
//
171
// Instantiation of ASIC memory:
172
//
173
// Virage Synchronous 1-port R/W RAM
174
//
175
virage_ssp virage_ssp(
176
        .clk(clk),
177
        .adr(addr),
178
        .d(di),
179
        .we(we),
180
        .oe(oe),
181
        .me(ce),
182
        .q(do)
183
);
184
 
185
`else
186
 
187
`ifdef OR1200_VIRTUALSILICON_SSP
188
 
189
//
190
// Instantiation of ASIC memory:
191
//
192
// Virtual Silicon Single-Port Synchronous SRAM
193
//
194
`ifdef UNUSED
195
vs_hdsp_64x24 #(1<<aw, aw-1, dw-1) vs_ssp(
196
`else
197
vs_hdsp_64x24 vs_ssp(
198
`endif
199
        .CK(clk),
200
        .ADR(addr),
201
        .DI(di),
202
        .WEN(~we),
203
        .CEN(~ce),
204
        .OEN(~oe),
205
        .DOUT(do)
206
);
207
 
208
`else
209
 
210
`ifdef OR1200_XILINX_RAMB4
211
 
212
//
213
// Instantiation of FPGA memory:
214
//
215
// Virtex/Spartan2
216
//
217
 
218
//
219
// Block 0
220
//
221
RAMB4_S16 ramb4_s16_0(
222
        .CLK(clk),
223
        .RST(rst),
224
        .ADDR({2'b00, addr}),
225
        .DI(di[15:0]),
226
        .EN(ce),
227
        .WE(we),
228
        .DO(do[15:0])
229
);
230
 
231
//
232
// Block 1
233
//
234
RAMB4_S16 ramb4_s16_1(
235
        .CLK(clk),
236
        .RST(rst),
237
        .ADDR({2'b00, addr}),
238
        .DI({unconnected, di[23:16]}),
239
        .EN(ce),
240
        .WE(we),
241
        .DO({unconnected, do[23:16]})
242
);
243
 
244
`else
245
 
246
//
247
// Generic single-port synchronous RAM model
248
//
249
 
250
//
251
// Generic RAM's registers and wires
252
//
253
reg     [dw-1:0] mem [(1<<aw)-1:0];       // RAM content
254
reg     [dw-1:0] do_reg;                 // RAM data output register
255
 
256
//
257
// Data output drivers
258
//
259
assign do = (oe) ? do_reg : {dw{1'bz}};
260
 
261
//
262
// RAM read and write
263
//
264
always @(posedge clk)
265
        if (ce && !we)
266
                do_reg <= #1 mem[addr];
267
        else if (ce && we)
268
                mem[addr] <= #1 di;
269
 
270
`endif  // !OR1200_XILINX_RAMB4_S16
271
`endif  // !OR1200_VIRTUALSILICON_SSP
272
`endif  // !OR1200_VIRAGE_SSP
273
`endif  // !OR1200_AVANT_ATP
274
`endif  // !OR1200_ARTISAN_SSP
275
 
276
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.