1 |
746 |
lampret |
//////////////////////////////////////////////////////////////////////
|
2 |
|
|
//// ////
|
3 |
|
|
//// OR1K test app definitions ////
|
4 |
|
|
//// ////
|
5 |
|
|
//// This file is part of the OR1K test application ////
|
6 |
|
|
//// http://www.opencores.org/cores/or1k/xess/ ////
|
7 |
|
|
//// ////
|
8 |
|
|
//// Description ////
|
9 |
|
|
//// DEfine target technology etc. Right now FIFOs are available ////
|
10 |
|
|
//// only for Xilinx Virtex FPGAs. (TARGET_VIRTEX) ////
|
11 |
|
|
//// ////
|
12 |
|
|
//// To Do: ////
|
13 |
|
|
//// - nothing really ////
|
14 |
|
|
//// ////
|
15 |
|
|
//// Author(s): ////
|
16 |
|
|
//// - Damjan Lampret, damjan.lampret@opencores.org ////
|
17 |
|
|
//// ////
|
18 |
|
|
//////////////////////////////////////////////////////////////////////
|
19 |
|
|
//// ////
|
20 |
|
|
//// Copyright (C) 2001 Authors ////
|
21 |
|
|
//// ////
|
22 |
|
|
//// This source file may be used and distributed without ////
|
23 |
|
|
//// restriction provided that this copyright statement is not ////
|
24 |
|
|
//// removed from the file and that any derivative work contains ////
|
25 |
|
|
//// the original copyright notice and the associated disclaimer. ////
|
26 |
|
|
//// ////
|
27 |
|
|
//// This source file is free software; you can redistribute it ////
|
28 |
|
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
29 |
|
|
//// Public License as published by the Free Software Foundation; ////
|
30 |
|
|
//// either version 2.1 of the License, or (at your option) any ////
|
31 |
|
|
//// later version. ////
|
32 |
|
|
//// ////
|
33 |
|
|
//// This source is distributed in the hope that it will be ////
|
34 |
|
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
35 |
|
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
36 |
|
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
37 |
|
|
//// details. ////
|
38 |
|
|
//// ////
|
39 |
|
|
//// You should have received a copy of the GNU Lesser General ////
|
40 |
|
|
//// Public License along with this source; if not, download it ////
|
41 |
|
|
//// from http://www.opencores.org/lgpl.shtml ////
|
42 |
|
|
//// ////
|
43 |
|
|
//////////////////////////////////////////////////////////////////////
|
44 |
|
|
//
|
45 |
|
|
// CVS Revision History
|
46 |
|
|
//
|
47 |
|
|
// $Log: not supported by cvs2svn $
|
48 |
1191 |
dries |
// Revision 1.2 2002/03/29 20:58:51 lampret
|
49 |
|
|
// Changed hardcoded address for fake MC to use a define.
|
50 |
|
|
//
|
51 |
797 |
lampret |
// Revision 1.1.1.1 2002/03/21 16:55:44 lampret
|
52 |
|
|
// First import of the "new" XESS XSV environment.
|
53 |
746 |
lampret |
//
|
54 |
797 |
lampret |
//
|
55 |
|
|
//
|
56 |
746 |
lampret |
|
57 |
|
|
//
|
58 |
|
|
// Define to target to Xilinx Virtex
|
59 |
|
|
//
|
60 |
|
|
`define TARGET_VIRTEX
|
61 |
|
|
|
62 |
|
|
//
|
63 |
|
|
// Interrupts
|
64 |
|
|
//
|
65 |
|
|
`define APP_INT_RES1 1:0
|
66 |
|
|
`define APP_INT_UART 2
|
67 |
|
|
`define APP_INT_RES2 3
|
68 |
|
|
`define APP_INT_ETH 4
|
69 |
|
|
`define APP_INT_PS2 5
|
70 |
|
|
`define APP_INT_RES3 19:6
|
71 |
|
|
|
72 |
|
|
//
|
73 |
|
|
// Address map
|
74 |
|
|
//
|
75 |
|
|
`define APP_ADDR_DEC_W 8
|
76 |
|
|
`define APP_ADDR_SRAM `APP_ADDR_DEC_W'h00
|
77 |
|
|
`define APP_ADDR_FLASH `APP_ADDR_DEC_W'h04
|
78 |
|
|
`define APP_ADDR_DECP_W 4
|
79 |
|
|
`define APP_ADDR_PERIP `APP_ADDR_DEC_W'h9
|
80 |
|
|
`define APP_ADDR_VGA `APP_ADDR_DEC_W'h97
|
81 |
|
|
`define APP_ADDR_ETH `APP_ADDR_DEC_W'h92
|
82 |
|
|
`define APP_ADDR_AUDIO `APP_ADDR_DEC_W'h9d
|
83 |
|
|
`define APP_ADDR_UART `APP_ADDR_DEC_W'h90
|
84 |
|
|
`define APP_ADDR_PS2 `APP_ADDR_DEC_W'h94
|
85 |
|
|
`define APP_ADDR_RES1 `APP_ADDR_DEC_W'h9e
|
86 |
|
|
`define APP_ADDR_RES2 `APP_ADDR_DEC_W'h9f
|
87 |
797 |
lampret |
`define APP_ADDR_FAKEMC 4'h6
|