OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [orpmon/] [drivers/] [uart.c] - Blame information for rev 1767

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 809 simons
#include "support.h"
2
#include "board.h"
3
#include "uart.h"
4
 
5
#define BOTH_EMPTY (UART_LSR_TEMT | UART_LSR_THRE)
6
 
7
#define WAIT_FOR_XMITR \
8
        do { \
9
                lsr = REG8(UART_BASE + UART_LSR); \
10
        } while ((lsr & BOTH_EMPTY) != BOTH_EMPTY)
11
 
12
#define WAIT_FOR_THRE \
13
        do { \
14
                lsr = REG8(UART_BASE + UART_LSR); \
15
        } while ((lsr & UART_LSR_THRE) != UART_LSR_THRE)
16
 
17
#define CHECK_FOR_CHAR (REG8(UART_BASE + UART_LSR) & UART_LSR_DR)
18
 
19
#define WAIT_FOR_CHAR \
20
         do { \
21
                lsr = REG8(UART_BASE + UART_LSR); \
22
         } while ((lsr & UART_LSR_DR) != UART_LSR_DR)
23
 
24
#define UART_TX_BUFF_LEN 32
25
#define UART_TX_BUFF_MASK (UART_TX_BUFF_LEN -1)
26
 
27
char tx_buff[UART_TX_BUFF_LEN];
28
volatile int tx_level, rx_level;
29
 
30
void uart_init(void)
31
{
32
        int divisor;
33
 
34
        /* Reset receiver and transmiter */
35 1312 jurem
        REG8(UART_BASE + UART_FCR) = UART_FCR_ENABLE_FIFO | UART_FCR_CLEAR_RCVR | UART_FCR_CLEAR_XMIT | UART_FCR_TRIGGER_4;
36 809 simons
 
37
        /* Disable all interrupts */
38
        REG8(UART_BASE + UART_IER) = 0x00;
39
 
40
        /* Set 8 bit char, 1 stop bit, no parity */
41
        REG8(UART_BASE + UART_LCR) = UART_LCR_WLEN8 & ~(UART_LCR_STOP | UART_LCR_PARITY);
42
 
43
        /* Set baud rate */
44
        divisor = IN_CLK/(16 * UART_BAUD_RATE);
45
        REG8(UART_BASE + UART_LCR) |= UART_LCR_DLAB;
46
        REG8(UART_BASE + UART_DLL) = divisor & 0x000000ff;
47
        REG8(UART_BASE + UART_DLM) = (divisor >> 8) & 0x000000ff;
48
        REG8(UART_BASE + UART_LCR) &= ~(UART_LCR_DLAB);
49
}
50
 
51
void uart_putc(char c)
52
{
53
        unsigned char lsr;
54
 
55
        WAIT_FOR_THRE;
56
        REG8(UART_BASE + UART_TX) = c;
57
        if(c == '\n') {
58
          WAIT_FOR_THRE;
59
          REG8(UART_BASE + UART_TX) = '\r';
60
        }
61
        WAIT_FOR_XMITR;
62
}
63
 
64
char uart_getc(void)
65
{
66
        unsigned char lsr;
67
        char c;
68
 
69
        WAIT_FOR_CHAR;
70
        c = REG8(UART_BASE + UART_RX);
71
        return c;
72
}
73
 
74
char uart_testc(void)
75
{
76 842 simons
        if((REG8(UART_BASE + UART_LSR) & UART_LSR_DR) == UART_LSR_DR)
77
                return REG8(UART_BASE + UART_RX);
78
        else
79
                return 0;
80 809 simons
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.