OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [orpmon/] [include/] [board.h] - Blame information for rev 817

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 809 simons
#ifndef _BOARD_H_
2
#define _BOARD_H_
3
 
4
#ifdef XESS
5
#define MC_ENABLED          0
6
#else
7
#define MC_ENABLED          1
8
#endif
9
 
10
#define IC_ENABLE           0
11
#define IC_SIZE             8192
12
#define DC_ENABLE           0
13
#define DC_SIZE             8192
14
 
15
#define MC_CSR_VAL      0x0B000300
16
#define MC_MASK_VAL     0x000000e0
17 816 markom
#define FLASH_BASE_ADDR 0x04000000
18
#define FLASH_SIZE      0x02000000
19
#define FLASH_BLOCK_SIZE 0x20000
20 809 simons
#define FLASH_TMS_VAL   0x00102102
21 816 markom
#define SDRAM_BASE_ADDR 0x00000000
22 809 simons
#define SDRAM_TMS_VAL   0x07248230
23
 
24 816 markom
 
25
 
26 809 simons
#ifdef XESS
27
#define IN_CLK                10000000
28
#else
29
#define IN_CLK                25000000
30
#endif
31
 
32
#define STACK_SIZE      0x10000
33
 
34
#ifdef XESS
35
#define UART_BAUD_RATE  19200
36
#else
37
#define UART_BAUD_RATE  9600 /* 115200 */
38
#endif
39
 
40
#define UART_BASE           0x90000000
41
#ifdef XESS
42
#define ETH_BASE        0x92000000
43
#else
44
#define ETH_BASE        0xD0000000
45
#endif
46 817 simons
#define MC_BASE_ADDR     0x60000000
47 809 simons
 
48
#define ETH0_INT        _int_main       /* was:    0x00080000 */  /* Not correct */
49
 
50
/*#define ETH_DATA_BASE   0x00020000   Address for ETH_DATA */
51
#ifdef XESS
52
 #define ETH_DATA_BASE   0x00100000 /*  Address for ETH_DATA */
53
#else
54
 #define ETH_DATA_BASE   0xa8000000 /*  Address for ETH_DATA */
55
#endif
56
 
57 817 simons
#define BOARD_DEF_IP    0x0a010185
58
 
59 809 simons
#define ETH_MACADDR0    0x00
60
#define ETH_MACADDR1    0x09
61
#define ETH_MACADDR2    0x12
62
#define ETH_MACADDR3    0x34
63
#define ETH_MACADDR4    0x56
64
#define ETH_MACADDR5    0x00
65
 
66
#define CRT_ENABLED     1
67 817 simons
#define CRT_BASE_ADDR   0xc0000000
68
#define FB_BASE_ADDR    0xa8000000
69 809 simons
 
70
/* Whether online help is available -- saves space */
71
#define HELP_ENABLED    1
72
 
73
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.