OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [orpmon/] [ram.ld] - Blame information for rev 1772

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 809 simons
MEMORY
2
        {
3
        vectors : ORIGIN = 0x00000000, LENGTH = 0x00002000
4 878 rherveille
        ram     : ORIGIN = 0x00002000, LENGTH = 0x00400000 - 0x00002000
5 1312 jurem
        flash   : ORIGIN = 0xf0000000, LENGTH = 0x04000000
6 809 simons
        }
7 878 rherveille
 
8 809 simons
SECTIONS
9
{
10
        .vectors :
11
        {
12 820 markom
        *(.crc)
13 809 simons
        *(.vectors)
14
        } > vectors
15
 
16
        .text :
17
        {
18 1312 jurem
        _text_begin = .;
19 809 simons
        *(.text)
20 1312 jurem
        _text_end = .;
21 809 simons
        } > ram
22
 
23 1312 jurem
        .mytext :
24
        {
25
        *(.mytext)
26
        _fprog_addr = .;
27
        . += 0x500;
28
        } > ram
29
 
30 809 simons
        .data :
31 1312 jurem
        AT ( ADDR (.text) + SIZEOF(.text) + SIZEOF(.mytext))
32 809 simons
        {
33
        *(.data)
34
        } > ram
35
 
36
        .rodata :
37
        {
38
        *(.rodata)
39 1312 jurem
        *(.rodata.*)
40 809 simons
        } > ram
41
 
42
        .bss :
43
        {
44
        *(.bss)
45
        } > ram
46
 
47
        .stack :
48
        {
49
        *(.stack)
50 817 simons
        _src_addr = .;
51 809 simons
        } > ram
52 1312 jurem
 
53
        . = 0xf0000100;
54
 
55
        .monitor ALIGN(0x40000) :
56
        {
57
        *(.monitor)
58
        } > flash
59
 
60
        . += 0x100000;
61
 
62
        .config ALIGN(0x40000) :
63
        {
64
        _cfg_start = .;
65
        *(.config)
66
        _cfg_end = .;
67
        } > flash
68 809 simons
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.