Subversion Repositories or1k

/*

 * linux/arch/m68k/amiga/amifb.c -- Low level implementation of the Amiga frame

 *                                  buffer device

 *

 *    Copyright (C) 1995 Geert Uytterhoeven

 *

 *

 * This file is based on the Atari frame buffer device (atafb.c):

 *

 *    Copyright (C) 1994 Martin Schaller

 *                       Roman Hodek

 *

 *          with work by Andreas Schwab

 *                       Guenther Kelleter

 *

 * and on the original Amiga console driver (amicon.c):

 *

 *    Copyright (C) 1993 Hamish Macdonald

 *                       Greg Harp

 *    Copyright (C) 1994 David Carter [carter@compsci.bristol.ac.uk]

 *

 *          with work by William Rucklidge (wjr@cs.cornell.edu)

 *                       Geert Uytterhoeven

 *                       Jes Sorensen (jds@kom.auc.dk)

 *

 *

 * History:

 *

 *   -  2 Dec 95: AGA version by Geert Uytterhoeven

 *

 *

 * This file is subject to the terms and conditions of the GNU General Public

 * License.  See the file COPYING in the main directory of this archive

 * for more details.

 */

#include <linux/kernel.h>

#include <linux/errno.h>

#include <linux/string.h>

#include <linux/mm.h>

#include <linux/tty.h>

#include <linux/malloc.h>

#include <linux/delay.h>

#include <linux/config.h>

#include <linux/interrupt.h>

#include <asm/segment.h>

#include <asm/system.h>

#include <asm/irq.h>

#include <asm/amigahw.h>

#include <asm/amigaints.h>

#include <asm/bootinfo.h>

#include <linux/fb.h>

#undef  CONFIG_AMIFB_OCS

#undef  CONFIG_AMIFB_ECS

#define CONFIG_AMIFB_AGA   /* Only AGA support at the moment */

#define USE_MONO_AMIFB_IF_NON_AGA

/* -------------------- BEGIN: TODO ----------------------------------------- **

   - scan the sources for `TODO'

   - timings and monspecs can be set via the kernel command line (cfr. Atari)

   - OCS and ECS

   - hardware cursor

   - Interlaced screen -> Interlaced sprite/hardware cursor

** -------------------- END: TODO ------------------------------------------- */

/*******************************************************************************

   Generic video timings

   ---------------------

   Timings used by the frame buffer interface:

   +----------+---------------------------------------------+----------+-------+

   |          |                ^                            |          |       |

   |          |                |upper_margin                |          |       |

   |          |                ¥                            |          |       |

   +----------###############################################----------+-------+

   |          #                ^                            #          |       |

   |          #                |                            #          |       |

   |          #                |                            #          |       |

   |          #                |                            #          |       |

   |   left   #                |                            #  right   | hsync |

   |  margin  #                |       xres                 #  margin  |  len  |

   |<-------->#<---------------+--------------------------->#<-------->|<----->|

   |          #                |                            #          |       |

   |          #                |                            #          |       |

   |          #                |                            #          |       |

   |          #                |yres                        #          |       |

   |          #                |                            #          |       |

   |          #                |                            #          |       |

   |          #                |                            #          |       |

   |          #                |                            #          |       |

   |          #                |                            #          |       |

   |          #                |                            #          |       |

   |          #                |                            #          |       |

   |          #                |                            #          |       |

   |          #                ¥                            #          |       |

   +----------###############################################----------+-------+

   |          |                ^                            |          |       |

   |          |                |lower_margin                |          |       |

   |          |                ¥                            |          |       |

   +----------+---------------------------------------------+----------+-------+

   |          |                ^                            |          |       |

   |          |                |vsync_len                   |          |       |

   |          |                ¥                            |          |       |

   +----------+---------------------------------------------+----------+-------+

   Amiga video timings

   -------------------

   The Amiga native chipsets uses another timing scheme:

      - hsstrt:   Start of horizontal synchronization pulse

      - hsstop:   End of horizontal synchronization pulse

      - htotal:   Last value on the line (i.e. line length = htotal+1)

      - vsstrt:   Start of vertical synchronization pulse

      - vsstop:   Start of vertical synchronization pulse

      - vtotal:   Last line value (i.e. number of lines = vtotal+1)

      - hcenter:  Start of vertical retrace for interlace

   You can specify the blanking timings independently. Currently I just set

   them equal to the respective synchronization values:

      - hbstrt:   Start of horizontal blank

      - hbstop:   End of horizontal blank

      - vbstrt:   Start of vertical blank

      - vbstop:   Start of vertical blank

   Horizontal values are in color clock cycles (280 ns), vertical values are in

   scanlines.

   (0, 0) is somewhere in the upper-left corner :-)

   Amiga visible window definitions

   --------------------------------

   Currently I only have values for AGA, SHRES (28 MHz dotclock). Feel free to

   make corrections and/or additions.

   Within the above synchronization specifications, the visible window is

   defined by the following parameters (actual register resolutions may be

   different; all horizontal values are normalized with respect to the pixel

   clock):

      - diwstrt_h:   Horizontal start of the visible window

      - diwstop_h:   Horizontal stop+1(*) of the visible window

      - diwstrt_v:   Vertical start of the visible window

      - diwstop_v:   Vertical stop of the visible window

      - ddfstrt:     Horizontal start of display DMA

      - ddfstop:     Horizontal stop of display DMA

      - hscroll:     Horizontal display output delay

   Sprite positioning:

      - sprstrt_h:   Horizontal start-4 of sprite

      - sprstrt_v:   Vertical start of sprite

   (*) Even Commodore did it wrong in the AGA monitor drivers by not adding 1.

   Horizontal values are in dotclock cycles (35 ns), vertical values are in

   scanlines.

   (0, 0) is somewhere in the upper-left corner :-)

   Dependencies (AGA, SHRES (35 ns dotclock))

   -------------------------------------------

   Since there are much more parameters for the Amiga display than for the

   frame buffer interface, there must be some dependencies among the Amiga display

   parameters. Here's what I found out:

      - ddfstrt and ddfstop are best aligned to 64 pixels.

      - the chipset needs 64+4 horizontal pixels after the DMA start before the

        first pixel is output, so diwstrt_h = ddfstrt+64+4 if you want to

        display the first pixel on the line too. Increase diwstrt_h for virtual

        screen panning.

      - the display DMA always fetches 64 pixels at a time (*).

      - ddfstop is ddfstrt+#pixels-64.

      - diwstop_h = diwstrt_h+xres+1. Because of the additional 1 this can be 1

        more than htotal.

      - hscroll simply adds a delay to the display output. Smooth horizontal

        panning needs an extra 64 pixels on the left to prefetch the pixels that

        `fall off' on the left.

      - if ddfstrt < 192, the sprite DMA cycles are all stolen by the bitplane

        DMA, so it's best to make the DMA start as late as possible.

      - you really don't want to make ddfstrt < 128, since this will steal DMA

        cycles from the other DMA channels (audio, floppy and Chip RAM refresh).

      - I make diwstop_h and diwstop_v as large as possible.

   (*) This is for fmode = 3. Lower fmodes allow for more freedom w.r.t. the

       timings, but they limit the maximum display depth, and cause more stress

       on the custom chip bus.

   DMA priorities

   --------------

   Since there are limits on the earliest start value for display DMA and the

   display of sprites, I use the following policy on horizontal panning and

   the hardware cursor:

      - if you want to start display DMA too early, you loose the ability to

        do smooth horizontal panning (xpanstep 1 -> 64).

      - if you want to go even further, you loose the hardware cursor too.

   IMHO a hardware cursor is more important for X than horizontal scrolling,

   so that's my motivation.

   Implementation

   --------------

   aga_decode_var() converts the frame buffer values to the Amiga values. It's

   just a `straightforward' implementation of the above rules.

   Standard VGA timings

   --------------------

               xres  yres    left  right  upper  lower    hsync    vsync

               ----  ----    ----  -----  -----  -----    -----    -----

      80x25     720   400      27     45     35     12      108        2

      80x30     720   480      27     45     30      9      108        2

   These were taken from a XFree86 configuration file, recalculated for a 28 MHz

   dotclock (Amigas don't have a 25 MHz dotclock) and converted to frame buffer

   generic timings.

   As a comparison, graphics/monitor.h suggests the following:

               xres  yres    left  right  upper  lower    hsync    vsync

               ----  ----    ----  -----  -----  -----    -----    -----

      VGA       640   480      52    112     24     19    112 -      2 +

      VGA70     640   400      52    112     27     21    112 -      2 -

   Sync polarities

   ---------------

      VSYNC    HSYNC    Vertical size    Vertical total

      -----    -----    -------------    --------------

        +        +           Reserved          Reserved

        +        -                400               414

        -        +                350               362

        -        -                480               496

   Source: CL-GD542X Technical Reference Manual, Cirrus Logic, Oct 1992

   Broadcast video timings

   -----------------------

   Since broadcast video timings are `fixed' and only depend on the video

   system (PAL/NTSC), hsync_len and vsync_len are not used and must be set to

   zero. All xres/yres and margin values are defined within the `visible

   rectangle' of the display.

   According to the CCIR and RETMA specifications, we have the following values:

   CCIR -> PAL

   -----------

      - a scanline is 64 µs long, of which 52.48 µs are visible. This is about

        736 visible 70 ns pixels per line.

      - we have 625 scanlines, of which 575 are visible (interlaced); after

        rounding this becomes 576.

   RETMA -> NTSC

   -------------

      - a scanline is 63.5 µs long, of which 53.5 µs are visible.  This is about

        736 visible 70 ns pixels per line.

      - we have 525 scanlines, of which 485 are visible (interlaced); after

        rounding this becomes 484.

   Thus if you want a PAL compatible display, you have to do the following:

      - set the FB_SYNC_BROADCAST flag to indicate that standard broadcast

        timings are to be used.

      - make sure upper_margin+yres+lower_margin = 576 for an interlaced, 288

        for a non-interlaced and 144 for a doublescanned display.

      - make sure (left_margin+xres+right_margin)*pixclock is a reasonable

        approximation to 52.48 µs.

   The settings for a NTSC compatible display are straightforward.

   Note that in a strict sense the PAL and NTSC standards only define the

   encoding of the color part (chrominance) of the video signal and don't say

   anything about horizontal/vertical synchronization nor refresh rates.

   But since Amigas have RGB output, this issue isn't of any importance here.

                                                            -- Geert --

*******************************************************************************/

   /*

    *    Custom Chipset Definitions

    */

#define CUSTOM_OFS(fld) ((long)&((struct CUSTOM*)0)->fld)

   /*

    *    BPLCON0 -- Bitplane Control Register 0

    */

#define BPC0_HIRES      (0x8000)

#define BPC0_BPU2       (0x4000) /* Bit plane used count */

#define BPC0_BPU1       (0x2000)

#define BPC0_BPU0       (0x1000)

#define BPC0_HAM        (0x0800) /* HAM mode */

#define BPC0_DPF        (0x0400) /* Double playfield */

#define BPC0_COLOR      (0x0200) /* Enable colorburst */

#define BPC0_GAUD       (0x0100) /* Genlock audio enable */

#define BPC0_UHRES      (0x0080) /* Ultrahi res enable */

#define BPC0_SHRES      (0x0040) /* Super hi res mode */

#define BPC0_BYPASS     (0x0020) /* Bypass LUT - AGA */

#define BPC0_BPU3       (0x0010) /* AGA */

#define BPC0_LPEN       (0x0008) /* Light pen enable */

#define BPC0_LACE       (0x0004) /* Interlace */

#define BPC0_ERSY       (0x0002) /* External resync */

#define BPC0_ECSENA     (0x0001) /* ECS emulation disable */

   /*

    *    BPLCON2 -- Bitplane Control Register 2

    */

#define BPC2_ZDBPSEL2   (0x4000) /* Bitplane to be used for ZD - AGA */

#define BPC2_ZDBPSEL1   (0x2000)

#define BPC2_ZDBPSEL0   (0x1000)

#define BPC2_ZDBPEN     (0x0800) /* Enable ZD with ZDBPSELx - AGA */

#define BPC2_ZDCTEN     (0x0400) /* Enable ZD with palette bit #31 - AGA */

#define BPC2_KILLEHB    (0x0200) /* Kill EHB mode - AGA */

#define BPC2_RDRAM      (0x0100) /* Color table accesses read, not write - AGA */

#define BPC2_SOGEN      (0x0080) /* SOG output pin high - AGA */

#define BPC2_PF2PRI     (0x0040) /* PF2 priority over PF1 */

#define BPC2_PF2P2      (0x0020) /* PF2 priority wrt sprites */

#define BPC2_PF2P1      (0x0010)

#define BPC2_PF2P0      (0x0008)

#define BPC2_PF1P2      (0x0004) /* ditto PF1 */

#define BPC2_PF1P1      (0x0002)

#define BPC2_PF1P0      (0x0001)

   /*

    *    BPLCON3 -- Bitplane Control Register 3 (AGA)

    */

#define BPC3_BANK2      (0x8000) /* Bits to select color register bank */

#define BPC3_BANK1      (0x4000)

#define BPC3_BANK0      (0x2000)

#define BPC3_PF2OF2     (0x1000) /* Bits for color table offset when PF2 */

#define BPC3_PF2OF1     (0x0800)

#define BPC3_PF2OF0     (0x0400)

#define BPC3_LOCT       (0x0200) /* Color register writes go to low bits */

#define BPC3_SPRES1     (0x0080) /* Sprite resolution bits */

#define BPC3_SPRES0     (0x0040)

#define BPC3_BRDRBLNK   (0x0020) /* Border blanked? */

#define BPC3_BRDRTRAN   (0x0010) /* Border transparent? */

#define BPC3_ZDCLKEN    (0x0004) /* ZD pin is 14 MHz (HIRES) clock output */

#define BPC3_BRDRSPRT   (0x0002) /* Sprites in border? */

#define BPC3_EXTBLKEN   (0x0001) /* BLANK programmable */

   /*

    *    BPLCON4 -- Bitplane Control Register 4 (AGA)

    */

#define BPC4_BPLAM7     (0x8000) /* bitplane color XOR field */

#define BPC4_BPLAM6     (0x4000)

#define BPC4_BPLAM5     (0x2000)

#define BPC4_BPLAM4     (0x1000)

#define BPC4_BPLAM3     (0x0800)

#define BPC4_BPLAM2     (0x0400)

#define BPC4_BPLAM1     (0x0200)

#define BPC4_BPLAM0     (0x0100)

#define BPC4_ESPRM7     (0x0080) /* 4 high bits for even sprite colors */

#define BPC4_ESPRM6     (0x0040)

#define BPC4_ESPRM5     (0x0020)

#define BPC4_ESPRM4     (0x0010)

#define BPC4_OSPRM7     (0x0008) /* 4 high bits for odd sprite colors */

#define BPC4_OSPRM6     (0x0004)

#define BPC4_OSPRM5     (0x0002)

#define BPC4_OSPRM4     (0x0001)

   /*

    *    BEAMCON0 -- Beam Control Register

    */

#define BMC0_HARDDIS    (0x4000) /* Disable hardware limits */

#define BMC0_LPENDIS    (0x2000) /* Disable light pen latch */

#define BMC0_VARVBEN    (0x1000) /* Enable variable vertical blank */

#define BMC0_LOLDIS     (0x0800) /* Disable long/short line toggle */

#define BMC0_CSCBEN     (0x0400) /* Composite sync/blank */

#define BMC0_VARVSYEN   (0x0200) /* Enable variable vertical sync */

#define BMC0_VARHSYEN   (0x0100) /* Enable variable horizontal sync */

#define BMC0_VARBEAMEN  (0x0080) /* Enable variable beam counters */

#define BMC0_DUAL       (0x0080) /* Enable alternate horizontal beam counter */

#define BMC0_PAL        (0x0020) /* Set decodes for PAL */

#define BMC0_VARCSYEN   (0x0010) /* Enable variable composite sync */

#define BMC0_BLANKEN    (0x0008) /* Blank enable (no longer used on AGA) */

#define BMC0_CSYTRUE    (0x0004) /* CSY polarity */

#define BMC0_VSYTRUE    (0x0002) /* VSY polarity */

#define BMC0_HSYTRUE    (0x0001) /* HSY polarity */

   /*

    *    FMODE -- Fetch Mode Control Register (AGA)

    */

#define FMODE_SSCAN2    (0x8000) /* Sprite scan-doubling */

#define FMODE_BSCAN2    (0x4000) /* Use PF2 modulus every other line */

#define FMODE_SPAGEM    (0x0008) /* Sprite page mode */

#define FMODE_SPR32     (0x0004) /* Sprite 32 bit fetch */

#define FMODE_BPAGEM    (0x0002) /* Bitplane page mode */

#define FMODE_BPL32     (0x0001) /* Bitplane 32 bit fetch */

   /*

    *    Tags used to indicate a specific Pixel Clock

    *

    *    clk_shift is the shift value to get the timings in 35 ns units

    */

#define TAG_SHRES       (1)      /* SHRES, clk_shift = TAG_SHRES-1 */

#define TAG_HIRES       (2)      /* HIRES, clk_shift = TAG_HIRES-1 */

#define TAG_LORES       (3)      /* LORES, clk_shift = TAG_LORES-1 */

   /*

    *    Clock Definitions, Maximum Display Depth

    *

    *    These depend on the E-Clock or the Chipset, so they are filled in

    *    dynamically

    */

static u_long pixclock[3];       /* SHRES/HIRES/LORES: index = clk_shift */

static u_short maxdepth[3];      /* SHRES/HIRES/LORES: index = clk_shift */

   /*

    *    Broadcast Video Timings

    *

    *    Horizontal values are in 35 ns (SHRES) units

    *    Vertical values are in non-interlaced scanlines

    */

#define PAL_WINDOW_H    (1472)   /* PAL Window Limits */

#define PAL_WINDOW_V    (288)

#define PAL_DIWSTRT_H   (360)

#define PAL_DIWSTRT_V   (24)

#define NTSC_WINDOW_H   (1472)   /* NTSC Window Limits */

#define NTSC_WINDOW_V   (242)

#define NTSC_DIWSTRT_H  (360)

#define NTSC_DIWSTRT_V  (20)

#define PAL_HTOTAL      (1816)   /* Total line length */

#define NTSC_HTOTAL     (1816)   /* Needed for YWRAP */

   /*

    *    Monitor Specifications

    *

    *    These are typical for a `generic' Amiga monitor (e.g. A1960)

    */

static long vfmin = 50, vfmax = 90, hfmin = 15000, hfmax = 38000;

static u_short pwrsave = 0;      /* VESA suspend mode (not for PAL/NTSC) */

   /*

    *    Various macros

    */

#define up8(x)          (((x)+7) & ~7)

#define down8(x)        ((x) & ~7)

#define div8(x)         ((x)>>3)

#define mod8(x)         ((x) & 7)

#define up16(x)         (((x)+15) & ~15)

#define down16(x)       ((x) & ~15)

#define div16(x)        ((x)>>4)

#define mod16(x)        ((x) & 15)

#define up32(x)         (((x)+31) & ~31)

#define down32(x)       ((x) & ~31)

#define div32(x)        ((x)>>5)

#define mod32(x)        ((x) & 31)

#define up64(x)         (((x)+63) & ~63)

#define down64(x)       ((x) & ~63)

#define div64(x)        ((x)>>6)

#define mod64(x)        ((x) & 63)

#define min(a, b)       ((a) < (b) ? (a) : (b))

#define max(a, b)       ((a) > (b) ? (a) : (b))

#define highw(x)        ((u_long)(x)>>16 & 0xffff)

#define loww(x)         ((u_long)(x) & 0xffff)

#define arraysize(x)    (sizeof(x)/sizeof(*(x)))

   /*

    *    Chip RAM we reserve for the Frame Buffer (must be a multiple of 4K!)

    *

    *    This defines the Maximum Virtual Screen Size

    */

#define VIDEOMEMSIZE_AGA_2M   (1310720)   /* AGA (2MB) : max 1280*1024*256 */

#define VIDEOMEMSIZE_AGA_1M    (393216)   /* AGA (1MB) : max 1024*768*256 */

#define VIDEOMEMSIZE_ECS_2M    (655360)   /* ECS (2MB) : max 1280*1024*16 */

#define VIDEOMEMSIZE_ECS_1M    (393216)   /* ECS (1MB) : max 1024*768*16 */

#define VIDEOMEMSIZE_OCS       (262144)   /* OCS       : max ca. 800*600*16 */

static u_long videomemory;

static u_long videomemorysize;

#define assignchunk(name, type, ptr, size) \

{ \

   (name) = (type)(ptr); \

   ptr += size; \

}

   /*

    *    Copper Instructions

    */

#define CMOVE(val, reg)       (CUSTOM_OFS(reg)<<16 | (val))

#define CMOVE2(val, reg)      ((CUSTOM_OFS(reg)+2)<<16 | (val))

#define CWAIT(x, y)           (((y) & 0xff)<<24 | ((x) & 0xfe)<<16 | 0x0001fffe)

#define CEND                  (0xfffffffe)

typedef union {

   u_long l;

   u_short w[2];

} copins;

   /*

    *    Frame Header Copper List

    */

struct clist_hdr {

   copins bplcon0;

   copins diwstrt;

   copins diwstop;

   copins diwhigh;

   copins sprfix[8];

   copins sprstrtup[16];

   copins wait;

   copins jump;

   copins wait_forever;

};

   /*

    *    Long Frame/Short Frame Copper List

    */

struct clist_dyn {

   copins diwstrt;

   copins diwstop;

   copins diwhigh;

   copins bplcon0;

   copins sprpt[2];              /* Sprite 0 */

   copins rest[64];

};

static struct clist_hdr *clist_hdr;

static struct clist_dyn *clist_lof;

static struct clist_dyn *clist_shf;    /* Only used for Interlace */

   /*

    *    Hardware Cursor

    */

#define CRSR_RATE       (20)     /* Number of frames/flash toggle */

static u_long *lofsprite, *shfsprite, *dummysprite;

static u_short cursormode = FB_CURSOR_FLASH;

   /*

    *    Current Video Mode

    */

struct amiga_fb_par {

   /* General Values */

   int xres;                     /* vmode */

   int yres;                     /* vmode */

   int vxres;                    /* vmode */

   int vyres;                    /* vmode */

   int xoffset;                  /* vmode */

   int yoffset;                  /* vmode */

   u_short bpp;                  /* vmode */

   u_short clk_shift;            /* vmode */

   int vmode;                    /* vmode */

   u_short diwstrt_h;            /* vmode */

   u_short diwstrt_v;            /* vmode */

   u_long next_line;             /* modulo for next line */

   u_long next_plane;            /* modulo for next plane */

   short crsr_x;                 /* movecursor */

   short crsr_y;                 /* movecursor */

   /* OCS Hardware Registers */

   u_long bplpt0;                /* vmode, pan (Note: physical address) */

   u_short bplcon0;              /* vmode */

   u_short bplcon1;              /* vmode, pan */

   u_short bpl1mod;              /* vmode, pan */

   u_short bpl2mod;              /* vmode, pan */

   u_short diwstrt;              /* vmode */

   u_short diwstop;              /* vmode */

   u_short ddfstrt;              /* vmode, pan */

   u_short ddfstop;              /* vmode, pan */

#if defined(CONFIG_AMIFB_ECS) || defined(CONFIG_AMIFB_AGA)

   /* Additional ECS Hardware Registers */

   u_short diwhigh;              /* vmode */

   u_short bplcon3;              /* vmode */

   u_short beamcon0;             /* vmode */

   u_short htotal;               /* vmode */

   u_short hsstrt;               /* vmode */

   u_short hsstop;               /* vmode */

   u_short vtotal;               /* vmode */

   u_short vsstrt;               /* vmode */

   u_short vsstop;               /* vmode */

   u_short hcenter;              /* vmode */

#endif /* defined(CONFIG_AMIFB_ECS) || defined(CONFIG_AMIFB_AGA) */

#if defined(CONFIG_AMIFB_AGA)

   /* Additional AGA Hardware Registers */

   u_short fmode;                /* vmode */

#endif /* defined(CONFIG_AMIFB_AGA) */

};

static struct amiga_fb_par current_par;

static int current_par_valid = 0;

static int currcon = 0;

static struct display disp[MAX_NR_CONSOLES];

static struct fb_info fb_info;

static int node;        /* node of the /dev/fb?current file */

   /*

    *    The minimum period for audio depends on htotal (for OCS/ECS/AGA)

    *    (Imported from arch/m68k/amiga/amisound.c)

    */

extern volatile u_short amiga_audio_min_period;

   /*

    *    Since we can't read the palette on OCS/ECS, and since reading one

    *    single color palette entry requires 5 expensive custom chip bus

    *    accesses on AGA, we keep a copy of the current palette.

    */

#ifdef CONFIG_AMIFB_AGA

static struct { u_char red, green, blue, pad; } palette[256];

#else /* CONFIG_AMIFB_AGA */

static struct { u_char red, green, blue, pad; } palette[32];

#endif /* CONFIG_AMIFB_AGA */

   /*

    *    Latches and Flags for display changes during VBlank

    */

static volatile u_short do_vmode = 0;           /* Change the Video Mode */

static volatile short do_blank = 0;             /* (Un)Blank the Screen (±1) */

static volatile u_short do_movecursor = 0;      /* Move the Cursor */

static volatile u_short full_vmode_change = 1;  /* Full Change or Only Pan */

static volatile u_short is_blanked = 0;         /* Screen is Blanked */

   /*

    *    Switch for Chipset Independency

    */

static struct fb_hwswitch {

   /* Initialization */

   int (*init)(void);

   /* Display Control */

   int (*encode_fix)(struct fb_fix_screeninfo *fix, struct amiga_fb_par *par);

   int (*decode_var)(struct fb_var_screeninfo *var, struct amiga_fb_par *par);

   int (*encode_var)(struct fb_var_screeninfo *var, struct amiga_fb_par *par);

   int (*getcolreg)(u_int regno, u_int *red, u_int *green, u_int *blue,

                    u_int *transp);

   int (*setcolreg)(u_int regno, u_int red, u_int green, u_int blue,

                    u_int transp);

   int (*pan_display)(struct fb_var_screeninfo *var, struct amiga_fb_par *par);

   /* Routines Called by VBlank Interrupt to minimize flicker */

   void (*do_vmode)(void);

   void (*do_blank)(int blank);

   void (*do_movecursor)(void);

   void (*do_flashcursor)(void);

} *fbhw;

   /*

    *    Frame Buffer Name

    *

    *    The rest of the name is filled in by amiga_fb_init

    */

static char amiga_fb_name[16] = "Amiga ";

   /*

    *    Predefined Video Mode Names

    *

    *    The a2024-?? modes don't work yet because there's no A2024 driver.

    */

static char *amiga_fb_modenames[] = {

   /*

    *    Autodetect (Default) Video Mode

    */

   "default",

   /*

    *    AmigaOS Video Modes

    */

   "ntsc",              /* 640x200, 15 kHz, 60 Hz (NTSC) */

   "ntsc-lace",         /* 640x400, 15 kHz, 60 Hz interlaced (NTSC) */

   "pal",               /* 640x256, 15 kHz, 50 Hz (PAL) */

   "pal-lace",          /* 640x512, 15 kHz, 50 Hz interlaced (PAL) */

   "multiscan",         /* 640x480, 29 kHz, 57 Hz */

   "multiscan-lace",    /* 640x960, 29 kHz, 57 Hz interlaced */

   "a2024-10",          /* 1024x800, 10 Hz (Not yet supported) */

   "a2024-15",          /* 1024x800, 15 Hz (Not yet supported) */

   "euro36",            /* 640x200, 15 kHz, 72 Hz */

   "euro36-lace",       /* 640x400, 15 kHz, 72 Hz interlaced */

   "euro72",            /* 640x400, 29 kHz, 68 Hz */

   "euro72-lace",       /* 640x800, 29 kHz, 68 Hz interlaced */

   "super72",           /* 800x300, 23 kHz, 70 Hz */

   "super72-lace",      /* 800x600, 23 kHz, 70 Hz interlaced */

   "dblntsc",           /* 640x200, 27 kHz, 57 Hz doublescan */

   "dblntsc-ff",        /* 640x400, 27 kHz, 57 Hz */

   "dblntsc-lace",      /* 640x800, 27 kHz, 57 Hz interlaced */

   "dblpal",            /* 640x256, 27 kHz, 47 Hz doublescan */

   "dblpal-ff",         /* 640x512, 27 kHz, 47 Hz */

   "dblpal-lace",       /* 640x1024, 27 kHz, 47 Hz interlaced */

   /*

    *    VGA Video Modes

    */

   "vga",               /* 640x480, 31 kHz, 60 Hz (VGA) */

   "vga70",             /* 640x400, 31 kHz, 70 Hz (VGA) */

   /*

    *    User Defined Video Modes: to be set after boot up using e.g. fbset

    */

   "user0", "user1", "user2", "user3", "user4", "user5", "user6", "user7"

};

   /*

    *    Predefined Video Mode Definitions

    *

    *    Since the actual pixclock values depend on the E-Clock, we use the

    *    TAG_* values and fill in the real values during initialization.

    *    Thus we assume no one has pixel clocks of 333, 500 or 1000 GHz :-)

    */

static struct fb_var_screeninfo amiga_fb_predefined[] = {

   /*

    *    Autodetect (Default) Video Mode

    */

   { 0, },

   /*

    *    AmigaOS Video Modes

    */

   {

      /* ntsc */

      640, 200, 640, 200, 0, 0, 4, 0,

      {0, 8, 0}, {0, 8, 0}, {0, 8, 0}, {0, 0, 0},

      0, 0, -1, -1, FB_ACCEL_NONE, TAG_HIRES, 78, 18, 24, 18, 0, 0,