1 |
1626 |
jcastillo |
/* 68302serial.h: Definitions for the mc68302 serial driver.
|
2 |
|
|
*
|
3 |
|
|
* Based on:
|
4 |
|
|
*
|
5 |
|
|
* drivers/char/68328serial.h
|
6 |
|
|
*
|
7 |
|
|
*/
|
8 |
|
|
|
9 |
|
|
#ifndef _MC68302_SERIAL_H
|
10 |
|
|
#define _MC68302_SERIAL_H
|
11 |
|
|
|
12 |
|
|
#include <linux/config.h>
|
13 |
|
|
|
14 |
|
|
struct serial_struct {
|
15 |
|
|
int type;
|
16 |
|
|
int line;
|
17 |
|
|
int port;
|
18 |
|
|
int irq;
|
19 |
|
|
int flags;
|
20 |
|
|
int xmit_fifo_size;
|
21 |
|
|
int custom_divisor;
|
22 |
|
|
int baud_base;
|
23 |
|
|
unsigned short close_delay;
|
24 |
|
|
char reserved_char[2];
|
25 |
|
|
int hub6; /* FIXME: We don't have AT&T Hub6 boards! */
|
26 |
|
|
unsigned short closing_wait; /* time to wait before closing */
|
27 |
|
|
unsigned short closing_wait2; /* no longer used... */
|
28 |
|
|
int reserved[4];
|
29 |
|
|
};
|
30 |
|
|
|
31 |
|
|
/*
|
32 |
|
|
* For the close wait times, 0 means wait forever for serial port to
|
33 |
|
|
* flush its output. 65535 means don't wait at all.
|
34 |
|
|
*/
|
35 |
|
|
#define S_CLOSING_WAIT_INF 0
|
36 |
|
|
#define S_CLOSING_WAIT_NONE 65535
|
37 |
|
|
|
38 |
|
|
/*
|
39 |
|
|
* Definitions for S_struct (and serial_struct) flags field
|
40 |
|
|
*/
|
41 |
|
|
#define S_HUP_NOTIFY 0x0001 /* Notify getty on hangups and closes
|
42 |
|
|
on the callout port */
|
43 |
|
|
#define S_FOURPORT 0x0002 /* Set OU1, OUT2 per AST Fourport settings */
|
44 |
|
|
#define S_SAK 0x0004 /* Secure Attention Key (Orange book) */
|
45 |
|
|
#define S_SPLIT_TERMIOS 0x0008 /* Separate termios for dialin/callout */
|
46 |
|
|
|
47 |
|
|
#define S_SPD_MASK 0x0030
|
48 |
|
|
#define S_SPD_HI 0x0010 /* Use 56000 instead of 38400 bps */
|
49 |
|
|
|
50 |
|
|
#define S_SPD_VHI 0x0020 /* Use 115200 instead of 38400 bps */
|
51 |
|
|
#define S_SPD_CUST 0x0030 /* Use user-specified divisor */
|
52 |
|
|
|
53 |
|
|
#define S_SKIP_TEST 0x0040 /* Skip UART test during autoconfiguration */
|
54 |
|
|
#define S_AUTO_IRQ 0x0080 /* Do automatic IRQ during autoconfiguration */
|
55 |
|
|
#define S_SESSION_LOCKOUT 0x0100 /* Lock out cua opens based on session */
|
56 |
|
|
#define S_PGRP_LOCKOUT 0x0200 /* Lock out cua opens based on pgrp */
|
57 |
|
|
#define S_CALLOUT_NOHUP 0x0400 /* Don't do hangups for cua device */
|
58 |
|
|
|
59 |
|
|
#define S_FLAGS 0x0FFF /* Possible legal S flags */
|
60 |
|
|
#define S_USR_MASK 0x0430 /* Legal flags that non-privileged
|
61 |
|
|
* users can set or reset */
|
62 |
|
|
|
63 |
|
|
/* Internal flags used only by kernel/chr_drv/serial.c */
|
64 |
|
|
#define S_INITIALIZED 0x80000000 /* Serial port was initialized */
|
65 |
|
|
#define S_CALLOUT_ACTIVE 0x40000000 /* Call out device is active */
|
66 |
|
|
#define S_NORMAL_ACTIVE 0x20000000 /* Normal device is active */
|
67 |
|
|
#define S_BOOT_AUTOCONF 0x10000000 /* Autoconfigure port on bootup */
|
68 |
|
|
#define S_CLOSING 0x08000000 /* Serial port is closing */
|
69 |
|
|
#define S_CTS_FLOW 0x04000000 /* Do CTS flow control */
|
70 |
|
|
#define S_CHECK_CD 0x02000000 /* i.e., CLOCAL */
|
71 |
|
|
|
72 |
|
|
/* Software state per channel */
|
73 |
|
|
|
74 |
|
|
#ifdef __KERNEL__
|
75 |
|
|
/*
|
76 |
|
|
* This is our internal structure for each serial port's state.
|
77 |
|
|
*
|
78 |
|
|
* Many fields are paralleled by the structure used by the serial_struct
|
79 |
|
|
* structure.
|
80 |
|
|
*
|
81 |
|
|
* For definitions of the flags field, see tty.h
|
82 |
|
|
*/
|
83 |
|
|
|
84 |
|
|
struct m68k_serial {
|
85 |
|
|
char soft_carrier; /* Use soft carrier on this channel */
|
86 |
|
|
char break_abort; /* Is serial console in, so process brk/abrt */
|
87 |
|
|
#if 0
|
88 |
|
|
char cons_keyb; /* Channel runs the keyboard */
|
89 |
|
|
char cons_mouse; /* Channel runs the mouse */
|
90 |
|
|
char kgdb_channel; /* Kgdb is running on this channel */
|
91 |
|
|
#endif
|
92 |
|
|
char is_cons; /* Is this our console. */
|
93 |
|
|
|
94 |
|
|
/* We need to know the current clock divisor
|
95 |
|
|
* to read the bps rate the chip has currently
|
96 |
|
|
* loaded.
|
97 |
|
|
*/
|
98 |
|
|
unsigned char clk_divisor; /* May be 1, 16, 32, or 64 */
|
99 |
|
|
int baud;
|
100 |
|
|
int magic;
|
101 |
|
|
int baud_base;
|
102 |
|
|
int port;
|
103 |
|
|
int irq;
|
104 |
|
|
int flags; /* defined in tty.h */
|
105 |
|
|
int type; /* UART type */
|
106 |
|
|
struct tty_struct *tty;
|
107 |
|
|
int read_status_mask;
|
108 |
|
|
int ignore_status_mask;
|
109 |
|
|
int timeout;
|
110 |
|
|
int xmit_fifo_size;
|
111 |
|
|
int custom_divisor;
|
112 |
|
|
int x_char; /* xon/xoff character */
|
113 |
|
|
int close_delay;
|
114 |
|
|
unsigned short closing_wait;
|
115 |
|
|
unsigned short closing_wait2;
|
116 |
|
|
unsigned long event;
|
117 |
|
|
unsigned long last_active;
|
118 |
|
|
int line;
|
119 |
|
|
int count; /* # of fd on device */
|
120 |
|
|
int blocked_open; /* # of blocked opens */
|
121 |
|
|
long session; /* Session of opening process */
|
122 |
|
|
long pgrp; /* pgrp of opening process */
|
123 |
|
|
unsigned char *xmit_buf;
|
124 |
|
|
int xmit_head;
|
125 |
|
|
int xmit_tail;
|
126 |
|
|
int xmit_cnt;
|
127 |
|
|
struct tq_struct tqueue;
|
128 |
|
|
struct tq_struct tqueue_hangup;
|
129 |
|
|
struct termios normal_termios;
|
130 |
|
|
struct termios callout_termios;
|
131 |
|
|
struct wait_queue *open_wait;
|
132 |
|
|
struct wait_queue *close_wait;
|
133 |
|
|
};
|
134 |
|
|
|
135 |
|
|
|
136 |
|
|
#define SERIAL_MAGIC 0x5301
|
137 |
|
|
|
138 |
|
|
/*
|
139 |
|
|
* The size of the serial xmit buffer is 1 page, or 4096 bytes
|
140 |
|
|
*/
|
141 |
|
|
#define SERIAL_XMIT_SIZE 4096
|
142 |
|
|
|
143 |
|
|
/*
|
144 |
|
|
* Events are used to schedule things to happen at timer-interrupt
|
145 |
|
|
* time, instead of at rs interrupt time.
|
146 |
|
|
*/
|
147 |
|
|
#define RS_EVENT_WRITE_WAKEUP 0
|
148 |
|
|
|
149 |
|
|
#endif /* __KERNEL__ */
|
150 |
|
|
|
151 |
|
|
|
152 |
|
|
#define BASE 0xF00000
|
153 |
|
|
//#define BASE 0xFFF000
|
154 |
|
|
|
155 |
|
|
#define VSP(X) (*(volatile unsigned short *)(X))
|
156 |
|
|
#define VCP(X) (*(volatile unsigned char *)(X))
|
157 |
|
|
#define VLP(X) (*(volatile unsigned long *)(X))
|
158 |
|
|
|
159 |
|
|
|
160 |
|
|
#define GIMR VSP(BASE+0x812) /* Global Interrupt Mode Reg's Memory Address */
|
161 |
|
|
#define IMR VSP(BASE+0x816) /* Interrupt Mask Reg'S Memory Address */
|
162 |
|
|
#define ISR VSP(BASE+0x818)
|
163 |
|
|
|
164 |
|
|
#define IxR_SCC1 0x2000
|
165 |
|
|
#define IxR_SCC2 0x400
|
166 |
|
|
#define IxR_SCC3 0x100
|
167 |
|
|
|
168 |
|
|
#define SCCBASE BASE+0x880
|
169 |
|
|
#define SCCOFFSET 0x10
|
170 |
|
|
|
171 |
|
|
#define BDBASE BASE+0x400
|
172 |
|
|
#define BDOFFSET 0x100
|
173 |
|
|
|
174 |
|
|
|
175 |
|
|
/* SCC registers */
|
176 |
|
|
|
177 |
|
|
// Common SCC
|
178 |
|
|
#define SIMODE VSP(BASE+0x8B4)
|
179 |
|
|
#define SIMASK VSP(BASE+0x8B2)
|
180 |
|
|
#define SPMODE VSP(BASE+0x8B0)
|
181 |
|
|
#define SCR VSP(BASE+0x860)
|
182 |
|
|
#define SMC2Rx VSP(BASE+0x66A)
|
183 |
|
|
#define SMC1Rx VSP(BASE+0x666)
|
184 |
|
|
#define SMC2Tx VSP(BASE+0x66C)
|
185 |
|
|
|
186 |
|
|
#define BDSIZE 4 // Each BD has 4 ushorts
|
187 |
|
|
|
188 |
|
|
/* CR - command register */
|
189 |
|
|
|
190 |
|
|
#define CR_RST 0x80
|
191 |
|
|
#define CR_GCI 0x40
|
192 |
|
|
#define CR_OP_STOP_TX 0x00
|
193 |
|
|
#define CR_OP_REST_TX 0x10
|
194 |
|
|
#define CR_OP_HUNT_MODE 0x20
|
195 |
|
|
#define CR_OP_RST_BCS 0x30
|
196 |
|
|
#define CR_SCC1 0x00
|
197 |
|
|
#define CR_SCC2 0x02
|
198 |
|
|
#define CR_SCC3 0x04
|
199 |
|
|
#define CR_FLG 0x01
|
200 |
|
|
|
201 |
|
|
|
202 |
|
|
/* SCM - SCC Mode Register common bits */
|
203 |
|
|
#define SCCM_ENT 4
|
204 |
|
|
#define SCCM_ENR 8
|
205 |
|
|
|
206 |
|
|
/* SCM - SCC Mode Register UART bits */
|
207 |
|
|
#define SCM_CL 0x100
|
208 |
|
|
#define SCM_SL 0x40
|
209 |
|
|
#define SCM_PEN 0x1000
|
210 |
|
|
#define SCM_ODD 0
|
211 |
|
|
#define SCM_EVEN 0x8000
|
212 |
|
|
|
213 |
|
|
/* SCCE - SCC Event Register */
|
214 |
|
|
#define SCCE_CTS 0x80
|
215 |
|
|
#define SCCE_CD 0x40
|
216 |
|
|
#define SCCE_IDLE 0x20
|
217 |
|
|
#define SCCE_BRK 0x10
|
218 |
|
|
#define SCCE_CCR 0x8
|
219 |
|
|
#define SCCE_BSY 0x4
|
220 |
|
|
#define SCCE_TX 0x2
|
221 |
|
|
#define SCCE_RX 0x1
|
222 |
|
|
|
223 |
|
|
/* BD RX control bits */
|
224 |
|
|
#define RX_BD_OV 0x2
|
225 |
|
|
#define RX_BD_PR 0x8
|
226 |
|
|
#define RX_BD_FR 0x10
|
227 |
|
|
#define RX_BD_BR 0x20
|
228 |
|
|
|
229 |
|
|
/* SCC 0,1,2 */
|
230 |
|
|
#define SCON(X) VSP(SCCBASE+SCCOFFSET*(X)+2)
|
231 |
|
|
#define SCM(X) VSP(SCCBASE+SCCOFFSET*(X)+4)
|
232 |
|
|
#define SCCE(X) VCP(SCCBASE+SCCOFFSET*(X)+8)
|
233 |
|
|
#define SCCM(X) VCP(SCCBASE+SCCOFFSET*(X)+0xA)
|
234 |
|
|
|
235 |
|
|
#define SCC_TXBD_1W(X,Y) VSP(BDBASE+BDOFFSET*(X)+BDSIZE*(Y)+0x40)
|
236 |
|
|
#define SCC_TXBD_2W(X,Y) VSP(BDBASE+BDOFFSET*(X)+BDSIZE*(Y)+0x42)
|
237 |
|
|
#define SCC_TXBD_1L(X,Y) VLP(BDBASE+BDOFFSET*(X)+BDSIZE*(Y)+0x44)
|
238 |
|
|
#define SCC_RXBD_1W(X,Y) VSP(BDBASE+BDOFFSET*(X)+BDSIZE*(Y)+0x00)
|
239 |
|
|
#define SCC_RXBD_2W(X,Y) VSP(BDBASE+BDOFFSET*(X)+BDSIZE*(Y)+0x02)
|
240 |
|
|
#define SCC_RXBD_1L(X,Y) VLP(BDBASE+BDOFFSET*(X)+BDSIZE*(Y)+0x04)
|
241 |
|
|
|
242 |
|
|
#define SCC_MAX_IDL(X) VSP(BDBASE+BDOFFSET*(X)+0x9C)
|
243 |
|
|
#define SCC_BRKCR(X) VSP(BDBASE+BDOFFSET*(X)+0xA0)
|
244 |
|
|
#define SCC_PAREC(X) VSP(BDBASE+BDOFFSET*(X)+0xA2)
|
245 |
|
|
#define SCC_FRMEC(X) VSP(BDBASE+BDOFFSET*(X)+0xA4)
|
246 |
|
|
#define SCC_NOSEC(X) VSP(BDBASE+BDOFFSET*(X)+0xA6)
|
247 |
|
|
#define SCC_BRKEC(X) VSP(BDBASE+BDOFFSET*(X)+0xA8)
|
248 |
|
|
#define SCC_MRBLR(X) VSP(BDBASE+BDOFFSET*(X)+0x82)
|
249 |
|
|
#define SCC_RFCR(X) VSP(BDBASE+BDOFFSET*(X)+0x80)
|
250 |
|
|
#define SCC_CARACT(X) VSP(BDBASE+BDOFFSET*(X)+0xB0)
|
251 |
|
|
#define SCC_UADDR1(X) VSP(BDBASE+BDOFFSET*(X)+0xAA)
|
252 |
|
|
#define SCC_UADDR2(X) VSP(BDBASE+BDOFFSET*(X)+0xAC)
|
253 |
|
|
|
254 |
|
|
#define MAX_BUFFER_SIZE 0xFFFF
|
255 |
|
|
|
256 |
|
|
// port A
|
257 |
|
|
#define PACNT VSP(BASE+0x81E)
|
258 |
|
|
#define PADDR VSP(BASE+0x820)
|
259 |
|
|
#define PADAT VSP(BASE+0x822)
|
260 |
|
|
|
261 |
|
|
/* port B */
|
262 |
|
|
#define PBCNT VSP(BASE+0x824)
|
263 |
|
|
#define PBDDR VSP(BASE+0x826)
|
264 |
|
|
#define PBDAT VSP(BASE+0x828)
|
265 |
|
|
|
266 |
|
|
#endif /* !(_MC68302_SERIAL_H) */
|