OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [rc203soc/] [sw/] [uClinux/] [drivers/] [isdn/] [hisax/] [isac.h] - Blame information for rev 1777

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1626 jcastillo
/* $Id: isac.h,v 1.1 2005-12-20 10:17:01 jcastillo Exp $
2
 
3
 * isac.h   ISAC specific defines
4
 *
5
 * Author       Karsten Keil (keil@temic-ech.spacenet.de)
6
 *
7
 *
8
 * $Log: not supported by cvs2svn $
9
 * Revision 1.1.1.1  2001/09/10 07:44:18  simons
10
 * Initial import
11
 *
12
 * Revision 1.1.1.1  2001/07/02 17:58:32  simons
13
 * Initial revision
14
 *
15
 * Revision 1.3.2.3  1998/05/27 18:05:41  keil
16
 * HiSax 3.0
17
 *
18
 * Revision 1.3.2.2  1997/11/15 19:01:14  keil
19
 * ipac changes
20
 *
21
 * Revision 1.3.2.1  1997/10/17 22:10:50  keil
22
 * new files on 2.0
23
 *
24
 * Revision 1.3  1997/07/27 21:37:41  keil
25
 * T3 implemented; supervisor l1timer; B-channel TEST_LOOP
26
 *
27
 * Revision 1.2  1997/06/26 11:16:16  keil
28
 * first version
29
 *
30
 *
31
 */
32
 
33
 
34
/* All Registers original Siemens Spec  */
35
 
36
#define ISAC_MASK 0x20
37
#define ISAC_ISTA 0x20
38
#define ISAC_STAR 0x21
39
#define ISAC_CMDR 0x21
40
#define ISAC_EXIR 0x24
41
#define ISAC_ADF2 0x39
42
#define ISAC_SPCR 0x30
43
#define ISAC_ADF1 0x38
44
#define ISAC_CIR0 0x31
45
#define ISAC_CIX0 0x31
46
#define ISAC_CIR1 0x33
47
#define ISAC_CIX1 0x33
48
#define ISAC_STCR 0x37
49
#define ISAC_MODE 0x22
50
#define ISAC_RSTA 0x27
51
#define ISAC_RBCL 0x25
52
#define ISAC_RBCH 0x2A
53
#define ISAC_TIMR 0x23
54
#define ISAC_SQXR 0x3b
55
#define ISAC_MOSR 0x3a
56
#define ISAC_MOCR 0x3a
57
#define ISAC_MOR0 0x32
58
#define ISAC_MOX0 0x32
59
#define ISAC_MOR1 0x34
60
#define ISAC_MOX1 0x34
61
 
62
#define ISAC_RBCH_XAC 0x80
63
 
64
#define ISAC_CMD_TIM    0x0
65
#define ISAC_CMD_RS     0x1
66
#define ISAC_CMD_SCZ    0x4
67
#define ISAC_CMD_SSZ    0x2
68
#define ISAC_CMD_AR8    0x8
69
#define ISAC_CMD_AR10   0x9
70
#define ISAC_CMD_ARL    0xA
71
#define ISAC_CMD_DUI    0xF
72
 
73
#define ISAC_IND_RS     0x1
74
#define ISAC_IND_PU     0x7
75
#define ISAC_IND_DR     0x0
76
#define ISAC_IND_SD     0x2
77
#define ISAC_IND_DIS    0x3
78
#define ISAC_IND_EI     0x6
79
#define ISAC_IND_RSY    0x4
80
#define ISAC_IND_ARD    0x8
81
#define ISAC_IND_TI     0xA
82
#define ISAC_IND_ATI    0xB
83
#define ISAC_IND_AI8    0xC
84
#define ISAC_IND_AI10   0xD
85
#define ISAC_IND_DID    0xF
86
 
87
extern void ISACVersion(struct IsdnCardState *cs, char *s);
88
extern void initisac(struct IsdnCardState *cs);
89
extern void isac_interrupt(struct IsdnCardState *cs, u_char val);
90
extern void clear_pending_isac_ints(struct IsdnCardState *cs);

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.