OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [rc203soc/] [sw/] [uClinux/] [drivers/] [isdn/] [hisax/] [siemens.h] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1626 jcastillo
/* $Id: siemens.h,v 1.1 2005-12-20 10:17:01 jcastillo Exp $
2
 *
3
 * siemens.h   ISAC and HSCX spezific Macros
4
 *
5
 * Author       Karsten Keil (keil@temic-ech.spacenet.de)
6
 *
7
 *
8
 * $Log: not supported by cvs2svn $
9
 * Revision 1.1.1.1  2001/09/10 07:44:19  simons
10
 * Initial import
11
 *
12
 * Revision 1.1.1.1  2001/07/02 17:58:32  simons
13
 * Initial revision
14
 *
15
 * Revision 1.4  1997/01/21 22:24:33  keil
16
 * cleanups
17
 *
18
 * Revision 1.3  1996/12/08 19:48:34  keil
19
 * adding Monitor channel registers
20
 *
21
 * Revision 1.2  1996/10/27 22:24:00  keil
22
 * HSCX version code removed
23
 *
24
 * Revision 1.1  1996/10/12 21:39:39  keil
25
 * Initial revision
26
 *
27
 *
28
*/
29
 
30
 
31
/* All Registers without FIFOs (original Siemens Spec - 20 hex) */
32
 
33
#define ISAC_MASK 0x0
34
#define ISAC_ISTA 0x0
35
#define ISAC_STAR 0x1
36
#define ISAC_CMDR 0x1
37
#define ISAC_EXIR 0x4
38
#define ISAC_RBCH 0xa
39
#define ISAC_ADF2 0x19
40
#define ISAC_SPCR 0x10
41
#define ISAC_ADF1 0x18
42
#define ISAC_CIR0 0x11
43
#define ISAC_CIX0 0x11
44
#define ISAC_STCR 0x17
45
#define ISAC_MODE 0x2
46
#define ISAC_RSTA 0x7
47
#define ISAC_RBCL 0x5
48
#define ISAC_TIMR 0x3
49
#define ISAC_SQXR 0x1b
50
#define ISAC_MOSR 0x1a
51
#define ISAC_MOCR 0x1a
52
#define ISAC_MOR0 0x12
53
#define ISAC_MOX0 0x12
54
#define ISAC_MOR1 0x14
55
#define ISAC_MOX1 0x14
56
 
57
#define HSCX_ISTA 0x0
58
#define HSCX_CCR1 0xf
59
#define HSCX_CCR2 0xc
60
#define HSCX_TSAR 0x11
61
#define HSCX_TSAX 0x10
62
#define HSCX_XCCR 0x12
63
#define HSCX_RCCR 0x13
64
#define HSCX_MODE 0x2
65
#define HSCX_CMDR 0x1
66
#define HSCX_EXIR 0x4
67
#define HSCX_XAD1 0x4
68
#define HSCX_XAD2 0x5
69
#define HSCX_RAH2 0x7
70
#define HSCX_RSTA 0x7
71
#define HSCX_TIMR 0x3
72
#define HSCX_STAR 0x1
73
#define HSCX_RBCL 0x5
74
#define HSCX_XBCH 0xd
75
#define HSCX_VSTR 0xe
76
#define HSCX_RLCR 0xe
77
#define HSCX_MASK 0x0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.