OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [rc203soc/] [sw/] [uClinux/] [include/] [asm-armnommu/] [arch-nexuspci/] [irq.h] - Blame information for rev 1777

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1633 jcastillo
/*
2
 * include/asm-arm/arch-ebsa110/irq.h
3
 *
4
 * Copyright (C) 1996,1997,1998 Russell King
5
 */
6
 
7
#define IRQ_MCLR        ((volatile unsigned char *)0xf3000000)
8
#define IRQ_MSET        ((volatile unsigned char *)0xf2c00000)
9
#define IRQ_MASK        ((volatile unsigned char *)0xf2c00000)
10
 
11
static __inline__ void mask_and_ack_irq(unsigned int irq)
12
{
13
        if (irq < 8)
14
                *IRQ_MCLR = 1 << irq;
15
}
16
 
17
static __inline__ void mask_irq(unsigned int irq)
18
{
19
        if (irq < 8)
20
                *IRQ_MCLR = 1 << irq;
21
}
22
 
23
static __inline__ void unmask_irq(unsigned int irq)
24
{
25
        if (irq < 8)
26
                *IRQ_MSET = 1 << irq;
27
}
28
 
29
static __inline__ unsigned long get_enabled_irqs(void)
30
{
31
        return 0;
32
}
33
 
34
static __inline__ void irq_init_irq(void)
35
{
36
        unsigned long flags;
37
 
38
        save_flags_cli (flags);
39
        *IRQ_MCLR = 0xff;
40
        *IRQ_MSET = 0x55;
41
        *IRQ_MSET = 0x00;
42
        if (*IRQ_MASK != 0x55)
43
                while (1);
44
        *IRQ_MCLR = 0xff;               /* clear all interrupt enables */
45
        restore_flags (flags);
46
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.