| 1 |
1633 |
jcastillo |
/****************************************************************************/
|
| 2 |
|
|
|
| 3 |
|
|
/*
|
| 4 |
|
|
* anchor.h -- Anchor CO-MEM Lite PCI host bridge part.
|
| 5 |
|
|
*
|
| 6 |
|
|
* (C) Copyright 2000, Moreton Bay (www.moreton.com.au)
|
| 7 |
|
|
*/
|
| 8 |
|
|
|
| 9 |
|
|
/****************************************************************************/
|
| 10 |
|
|
#ifndef anchor_h
|
| 11 |
|
|
#define anchor_h
|
| 12 |
|
|
/****************************************************************************/
|
| 13 |
|
|
|
| 14 |
|
|
/*
|
| 15 |
|
|
* Define basic addressing info.
|
| 16 |
|
|
*/
|
| 17 |
|
|
#define COMEM_BASE 0x80000000 /* Base of CO-MEM address space */
|
| 18 |
|
|
#define COMEM_IRQ 25 /* IRQ of anchor part */
|
| 19 |
|
|
|
| 20 |
|
|
|
| 21 |
|
|
/*
|
| 22 |
|
|
* 4-byte registers of CO-MEM, so adjust register addresses for
|
| 23 |
|
|
* easy access. Handy macro for word access too.
|
| 24 |
|
|
*/
|
| 25 |
|
|
#define LREG(a) ((a) >> 2)
|
| 26 |
|
|
#define WREG(a) ((a) >> 1)
|
| 27 |
|
|
|
| 28 |
|
|
|
| 29 |
|
|
/*
|
| 30 |
|
|
* Define base addresses within CO-MEM Lite register address space.
|
| 31 |
|
|
*/
|
| 32 |
|
|
#define COMEM_I2O 0x0000 /* I2O registers */
|
| 33 |
|
|
#define COMEM_OPREGS 0x0400 /* Operation registers */
|
| 34 |
|
|
#define COMEM_PCIBUS 0x2000 /* Direct access to PCI bus */
|
| 35 |
|
|
#define COMEM_SHMEM 0x4000 /* Shared memory region */
|
| 36 |
|
|
|
| 37 |
|
|
|
| 38 |
|
|
/*
|
| 39 |
|
|
* Define CO-MEM Registers.
|
| 40 |
|
|
*/
|
| 41 |
|
|
#define COMEM_I2OHISR 0x0030 /* I2O host interrupt status */
|
| 42 |
|
|
#define COMEM_I2OHIMR 0x0034 /* I2O host interrupt mask */
|
| 43 |
|
|
#define COMEM_I2OLISR 0x0038 /* I2O local interrupt status */
|
| 44 |
|
|
#define COMEM_I2OLIMR 0x003c /* I2O local interrupt mask */
|
| 45 |
|
|
#define COMEM_IBFPFIFO 0x0040 /* I2O inbound free/post FIFO */
|
| 46 |
|
|
#define COMEM_OBPFFIFO 0x0044 /* I2O outbound post/free FIFO */
|
| 47 |
|
|
#define COMEM_IBPFFIFO 0x0048 /* I2O inbound post/free FIFO */
|
| 48 |
|
|
#define COMEM_OBFPFIFO 0x004c /* I2O outbound free/post FIFO */
|
| 49 |
|
|
|
| 50 |
|
|
#define COMEM_DAHBASE 0x0460 /* Direct access base address */
|
| 51 |
|
|
|
| 52 |
|
|
#define COMEM_NVCMD 0x04a0 /* I2C serial command */
|
| 53 |
|
|
#define COMEM_NVREAD 0x04a4 /* I2C serial read */
|
| 54 |
|
|
#define COMEM_NVSTAT 0x04a8 /* I2C status */
|
| 55 |
|
|
|
| 56 |
|
|
#define COMEM_DMALBASE 0x04b0 /* DMA local base address */
|
| 57 |
|
|
#define COMEM_DMAHBASE 0x04b4 /* DMA host base address */
|
| 58 |
|
|
#define COMEM_DMASIZE 0x04b8 /* DMA size */
|
| 59 |
|
|
#define COMEM_DMACTL 0x04bc /* DMA control */
|
| 60 |
|
|
|
| 61 |
|
|
#define COMEM_HCTL 0x04e0 /* Host control */
|
| 62 |
|
|
#define COMEM_HINT 0x04e4 /* Host interrupt control/status */
|
| 63 |
|
|
#define COMEM_HLDATA 0x04e8 /* Host to local data mailbox */
|
| 64 |
|
|
#define COMEM_LINT 0x04f4 /* Local interrupt contole status */
|
| 65 |
|
|
#define COMEM_LHDATA 0x04f8 /* Local to host data mailbox */
|
| 66 |
|
|
|
| 67 |
|
|
#define COMEM_LBUSCFG 0x04fc /* Local bus configuration */
|
| 68 |
|
|
|
| 69 |
|
|
|
| 70 |
|
|
/*
|
| 71 |
|
|
* Commands and flags for use with Direct Access Register.
|
| 72 |
|
|
*/
|
| 73 |
|
|
#define COMEM_DA_IACK 0x00000000 /* Interrupt acknowledge (read) */
|
| 74 |
|
|
#define COMEM_DA_SPCL 0x00000010 /* Special cycle (write) */
|
| 75 |
|
|
#define COMEM_DA_MEMRD 0x00000064 /* Memory read cycle */
|
| 76 |
|
|
#define COMEM_DA_MEMWR 0x00000074 /* Memory write cycle */
|
| 77 |
|
|
#define COMEM_DA_IORD 0x00000022 /* I/O read cycle */
|
| 78 |
|
|
#define COMEM_DA_IOWR 0x00000032 /* I/O write cycle */
|
| 79 |
|
|
#define COMEM_DA_CFGRD 0x000000a6 /* Configuration read cycle */
|
| 80 |
|
|
#define COMEM_DA_CFGWR 0x000000b6 /* Configuration write cycle */
|
| 81 |
|
|
|
| 82 |
|
|
#define COMEM_DA_ADDR(a) ((a) & 0xffffe000)
|
| 83 |
|
|
|
| 84 |
|
|
#define COMEM_DA_OFFSET(a) ((a) & 0x00001fff)
|
| 85 |
|
|
|
| 86 |
|
|
|
| 87 |
|
|
/*
|
| 88 |
|
|
* The PCI bus in the eLIA board is limited in what slots will
|
| 89 |
|
|
* actually be used - there is only really 4 possibilties.
|
| 90 |
|
|
* Define valid device numbers.
|
| 91 |
|
|
*/
|
| 92 |
|
|
#define COMEM_MINDEV 0 /* Minimum valid DEVICE */
|
| 93 |
|
|
#define COMEM_MAXDEV 3 /* Maximum valid DEVICE */
|
| 94 |
|
|
|
| 95 |
|
|
#define COMEM_MAXPCI (COMEM_MAXDEV+1) /* Maximum PCI devices */
|
| 96 |
|
|
|
| 97 |
|
|
|
| 98 |
|
|
/****************************************************************************/
|
| 99 |
|
|
#endif /* anchor_h */
|
